

# Compal Confidential

Nano 110

DIS M/B Schematics Document

Intel Skylake / Kabylake U Processor with DDR4


AMD R17M-M1-70

2016-12-05

LA-D562P

REV : 2 . 0

Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date		Deciphered Date	Title <b>Cover Page</b>		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Size C	Document Number <b>LA-D562P</b>	Rev 2.0
			Date: Monday, April 10, 2017	Sheet 1 of 52	



### Voltage Rails

power plane	+B	+5VALW	+1.2V	+3VALW	+5VS
					+3VS
State	S0	O	O	O	+1.35VGS
					+VCCSA
S3	O	O	O	X	+VCCCORE
					+VCCGT
S5 S4/AC	O	O	X	X	+VGACORE
					+1.8VS
S5 S4/ Battery only	O	X	X	X	+0.6VS
					+1VS
S5 S4/AC & Battery don't exist	X	X	X	X	

### USB Port Table

USB 2.0	Port	3 External USB Port
EHCI1	UHCI0	1 USB Port (Left Side) USB3.0
		2
		3
	UHCI2	4 USB Port (Left Side) USB2.0
		5 Camera
	UHCI3	6 Card Reader
		7 NGFF(WLAN)

### USB 3.0 Port Table

Port	USB 3.0 Port Table
1	USB3 MB(JUSB1)
2	
3	
4	
5	
6	

### PCIe Port Table

Port	Lane	
1	1	GPU
2	2	
3	3	
4	4	
5		LAN
6		
7		NGFF WLAN+BT
8		
9		
10		

### SATA Port Table

Port	SATA Port Table
0	HDD
1	ODD

### BOM Structure Table

Item	BOM Structure
CIWPO (14")	14@
CIWP1 (15")	15@
GPU R16M-M1-30	M1@
GPU R17M-M1-70	M2@
For DIS	PX@
For UMA	UMA@
Camera	CMOS@
EMI pop	EMI@
EMI Un-pop	@EMI@
ESD pop	ESD@
ESD Un-pop	@ESD@
RF pop	RF@
RF unpop	@RF@
R-Short	RS@
Test Point	TP@
VRAM indentify	X76@
System RAM indentify	X76RAM@
HDMI Royalty	45@
Connector	ME@
SA000092F60	CPU1@
SA0000920A0	CPU2@
SA000094250	CPU3@
SA000093780	CPU4@
SA00009QZ10	CPU5@
SA00009QX10	CPU6@
SA0000ACL40	CPU7@
SA0000A3430	CPU8@
SA0000A3730	CPU9@
SA0000A3870	CPU10@
X7667538L01	S4G@
X7667538L02	M4G@
X7667538L06	M4G2@
X7672938L04	S4G2@
X7672938L05	H4G@
X7667538L03	JS2G@
X7667538L04	JM2G@
X7667538L05	JH2G@

### EC SM Bus1 address

Device	Address
Smart Battery	0001 011x

### PCH SM Bus address


Device	Address
DDR_DIMM1	1010 000x A0h

### SMBUS Control Table

	SOURCE	GPU	BATT	NECP388	SODIMM	SOC
SMB_EC_CK1	NECP388 +3VALW	X	V +3VALW	X	X	X
SMB_EC_DA1	NECP388 +3VALW	X	X	X	X	X
SMB_EC_CK2	NECP388 +3VS	V +3VGS	X	X	X	V +3VALW
PCH_SMBCLK	PCH +3VALW	X	X	X	V +3VS	X
PCH_SMBDATA	PCH +3VALW	X	X	X	X	X
PCH_SMLCLK	PCH +3VALW	X	X	X	X	X
PCH_SML0DATA	PCH +3VALW	X	X	X	X	X
SML1CLK	PCH +3VALW	V +3VGS	X	V +3VS	X	X
SML1DATA	PCH +3VALW	V +3VGS	X	V +3VS	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V(RAM)	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Aditya



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size	Document Number	Rev	LA-D562P	
Date:	Monday, April 10, 2017	Sheet	3	of 52

## M1-70 VRAM STRAP

X76@		X76@					
Vendor UV3, UV4, UV5, UV6		ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
JS2G@ X7667538L03	Samsung 4096Mbits SA000076P80 256MX16 K4W4G1646E-BC1A	0	0	0	0	NC	4.75K
JM2G@ X7667538L04	Micron 4096Mbits 2GBytes SA00009HF00 256Mx16 MT41J256M16LY-091G:N	1	0	0	1	8.45K	2K
JH2G@ X7667538L05	Hynix 4096Mbits 2GBytes SA00008DN00 256MX16 H5TC4G63CFR-N0C	2	0	1	0	4.53K	2K
		4	1	0	0	4.53K	4.99K
		5	1	0	1	3.24K	5.62K
		6	1	1	0	3.4K	10K



R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

**Note:** 0402 1% resistors are required.

## Power-Up/Down Sequence

"M1" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.

The maximum slew rate on all rails is 50 mV/μs.


It is recommended that the 3.3-V rail ramp up first.

It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.

The power rails that are shared with other components on the system should be gated to the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU.






The gate circuits must meet the slew rate requirement (such as ≤ 50mV/us). VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).

For power down, reversing the ramp-up sequence is recommended.






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/07	Deciphered Date	2016/01/07	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA Notes List Size C Document Number LA-D562P Rev 20 Date: Monday, April 10, 2017 Sheet 4 of 52





Security Classification	Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(1/12)DDI,EDP,MISC,CMC Size Document Number Custom LA-D562P Date: Monday, April 10, 2017 Sheet 5 of 52 Rev 2.0





SMBALERT# (Internal Pull Down):

0 = Disable Intel ME TLS function ==> Default

1 = Enable Intel ME TLS function

SML0ALERT# (Internal Pull Down):



eSPI or LPC

0 = LPC is selected for EC ==> Default


1 = eSPI is selected for EC

**SMB**  
(Link to DDR)



**SML1**  
(Link to EC, DGPU)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D562P
				Date:	Monday, April 10, 2017
				Sheet	7 of 52
				Rev	2.0









**< To Enable ME Override >** [33] ME\_EN  
[35] HDA\_SDINO






**SPKR (Internal Pull Down):**  
**TOP Swap Override**  
**0 = Disable TOP Swap mode. ==> Default**  
**1 = Enable TOP Swap Mode.**





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-D562P	
				Date:	Monday, April 10, 2017
				Sheet	8 of 52
				Rev	2.0




**DGPU** [20] CLK\_PCIE\_GPU#  
 [20] CLK\_PCIE\_GPU#  
 [21] GPUCLK\_REQ#  
  
**LAN** [34] CLK\_PCIE\_LAN#  
 [34] CLK\_PCIE\_LAN#  
 [34] LANCLK\_REQ#  
  
**NGFF WL+BT (KEY E)** [30] CLK\_PCIE\_WLAN#  
 [30] CLK\_PCIE\_WLAN#  
 [30] WLANCLK\_REQ#





Only For Power Sequence Debug



YC1 need to be replaced by 38.4MHz (30ohm ESR) XTAL for Cannonlake-U










Follow 546765\_2014NW48\_Skylake\_MOW\_Rev\_1\_0  
 Stuff 2.7k ohm(RC35) PU for Skylake-U  
 Stuff 60.4 ohm(RC110) PD for Cannonlake-U



DVT delete 10K PU for DDR layout

Security Classification	Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom <b>SKL-U(S12)CLK,PM,GPIO</b> LA-D562P Rev 2.0
Date:	Monday, April 10, 2017	Sheet	9	of 52





dGPU

LAN

NGFF WLAN+BT

HDD

ODD


When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

EC pin 72 change to PCH GPP\_E5 need to check with BIOS

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
				SKL-U(7/12)PCIE,USB,SATA	
Size	Document Number			Rev	2.0
Custom	LA-D562P			Date:	Monday, April 10, 2017
		Sheet	11	of 52	








**+1.0VALW TO +1.0V\_VCCST**




**+1.8VALW TO +1.8VS**

**+1.0VALW TO +1.0VS\_VCCIO**



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(8/12)Power	
Size	Custom	Document Number	LA-D562P	Rev	2.0
Date:	Monday, April 10, 2017	Sheet	12	of	52





Security Classification	Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	SKL-U(9/12)Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 2.0
Size	Document Number	Date	Monday, April 10, 2017	Sheet 13 of 52
Custom	LA-D562P			


**Compal Electronics, Inc.**  
**SKL-U(9/12)Power**  
 Rev 2.0  
 Monday, April 10, 2017 | Sheet 13 of 52

D

C

B

A



For GT3 SKU


Delete GT3 Power trace

T157 TP@ VCCOPC\_SENSE  
T158 TP@ VSSOPC\_SENSE

Trace Length Match < 25 mils

ALERT signal must be routed between CLK and DATA signals

+1.0VS\_VCCIO




For GT3 SKU


[45] VCCGT\_SENSE VCCGT\_SENSE J70  
[45] VSSGT\_SENSE VSSGT\_SENSE J69

Trace Length Match < 25 mils

### SVID ALERT






### SVID DATA






Place the PU resistors close to CPU

Place the PU resistors close to CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(10/12)Power,SVID	
Size	Document Number	Rev		2.0	
Custom	LA-D562P				
Date:	Monday, April 10, 2017	Sheet	14	of	52




Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(11/12)GND	
Size	Document Number	Date		Rev	2.0
Custom	LA-D562P	Monday, April 10, 2017		Sheet	15 of 52



Follow 544669\_SKL\_U\_DDR3L\_RVP7\_schematic\_rev1.0  
 Stuff 100k(RC99) for Cannonlake.  
 Un-stuff 100k(RC99) for Skylake



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(12/12)CFG,RSVD	
Size Custom	Document Number	Rev		2.0	
Date:	Monday, April 10, 2017	Sheet	16	of	52




- [8.19] DDR\_A\_MA0.16
- [8] DDR\_A\_D08#0.7
- [8] DDR\_A\_D08#0.7
- [8] DDR\_A\_D0.63

**CLOCK TERMINATION**








**Data mapping**

U2	DQ	U3	DQ	U4	DQ	U5	DQ
DQL0	D3	DQL0	D19	DQL0	D35	DQL0	D51
DQL1	D1	DQL1	D17	DQL1	D33	DQL1	D49
DQL2	D2	DQL2	D18	DQL2	D34	DQL2	D50
DQL3	D0	DQL3	D16	DQL3	D32	DQL3	D48
DQL4	D7	DQL4	D23	DQL4	D39	DQL4	D55
DQL5	D5	DQL5	D21	DQL5	D37	DQL5	D53
DQL6	D6	DQL6	D22	DQL6	D38	DQL6	D54
DQL7	D4	DQL7	D20	DQL7	D36	DQL7	D52
DQU0	D10	DQU0	D26	DQU0	D42	DQU0	D58
DQU1	D8	DQU1	D24	DQU1	D40	DQU1	D56
DQU2	D11	DQU2	D27	DQU2	D43	DQU2	D59
DQU3	D9	DQU3	D25	DQU3	D41	DQU3	D57
DQU4	D14	DQU4	D30	DQU4	D46	DQU4	D62
DQU5	D13	DQU5	D29	DQU5	D45	DQU5	D61
DQU6	D15	DQU6	D31	DQU6	D47	DQU6	D63
DQU7	D12	DQU7	D28	DQU7	D44	DQU7	D60





**Layout Note:** Place near JDIMM1







**Note:** Check voltage tolerance of VREF\_DQ at the DIMM socket




**Reverse Type**  
2-3A to 1 DIMMs/channel



(6.17) DDR\_A\_MA0..14
















No Use GPU Display Port output

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		R16M-M1-70(1/5)_PCIE/DP	
2015/01/07		2016/01/07		Size   Document Number	
				LA-D562P	
				Date: Monday, April 10, 2017	
				Sheet 20 of 52	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					









Meso/M16M-R16M-M2-50	Exo/R16M-M1-30
<p>GPIO_11, 12, and 13 are added back:</p> <p>The following balls cease to work as GPIOs or designated functional pins, and become VDDC:</p> <ul style="list-style-type: none"> <li>- GPIO_1</li> <li>- GPIO_2</li> <li>- GPIO_14_HPD2</li> <li>- GPIO_18_HPD3</li> </ul> <p>The following ball ceases to work as a GPIO or designated functional pin, and becomes NC:</p> <ul style="list-style-type: none"> <li>- GPIO_7_BLON</li> </ul> <p>*"Topaz" allocates 11 more VDDC balls so that the total number of VDDC balls becomes 36:</p> <p>The following functional balls on earlier generations of ASICs are reassigned as the additional VDDC balls:</p> <ul style="list-style-type: none"> <li>- VARY_BL (AB11)</li> <li>- DIGNON (AB12)</li> <li>- GENERICA (AB13)</li> <li>- GENERICC (W9)</li> <li>- DDC2CLK (AC11)</li> <li>- DDC2DATA (AC13)</li> <li>- HPD1 (AC14)</li> <li>- GPIO_1 (U10)</li> <li>- GPIO_2 (T10)</li> <li>- GPIO_18 (W10)</li> <li>- GPIO_14_HPD2 (Y9)</li> </ul>	<p>The following balls cease to work as GPIOs or designated functional pins, and become NC:</p> <ul style="list-style-type: none"> <li>- GPIO_1</li> <li>- GPIO_2</li> <li>- GPIO_7_BLON</li> <li>- GPIO_12</li> <li>- GPIO_13</li> <li>- GPIO_14_HPD2</li> <li>- GPIO_18_HPD3</li> </ul> <p>*"Jet"/"Sun" has a total of 25 VDDC balls. The 11 balls listed in the "Topaz" column are NC on "Jet"/"Sun".</p>




R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111



Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



0402 1% resistors are required




OBFF OPTION: reserved for AMD request








- [25.26] M\_DA[83..0] M\_DA[83..0]
- [25.26] M\_MA[15..0] M\_MA[15..0]
- [25.26] M\_DOM[7..0] M\_DOM[7..0]
- [25.26] M\_DQS[7..0] M\_DQS[7..0]
- [25.26] M\_DQS#7..0] M\_DQS#7..0]








Place close to GPU (within 25mm)  
and place component close to each other




Route 50ohms single-ended/100ohm dif f and keep s hort debug only, for clock observati onif nd need DN






Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2015/01/07	Deciphered Date	2016/01/07	EXO/MESO(5/5)_MEM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size	Document	Number	Rev			
Custm	LA-D562P		2.0			
Date:	Monday, April 10, 2017	Sheet	24	of	52	

# DDR3L Memory Channel Rank 0:A0

- [24.26] M\_DA[63..0]  M\_DA[63..0]
- [24.26] M\_MA[15..0]  M\_MA[15..0]
- [24.26] M\_DOM[7..0]  M\_DOM[7..0]
- [24.26] M\_DQS[7..0]  M\_DQS[7..0]
- [24.26] M\_DQS# [7..0]  M\_DQS#[7..0]





SINGLE RANK:RV102,RV103 install 40.2 ohms




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/07	Deciphered Date	2016/01/07	Title	
				EXO/MESO DDR3L A1 Rank 0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	2.0
				LA-D562P	
Date: Monday, April 10, 2017		Sheet		25	of 52




### Camera



### LCD Power Circuit



### eDP PANEL Conn.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP/CAMERA Size B Document Number <b>LA-D562P</b> Date: Monday, April 10, 2017 Sheet 27 of 52
Rev	2.0			






# HDD




# ODD





Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	<b>Compal Electronics, Inc.</b> <b>HDD/ODD Connector</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C
			Document Number <b>LA-D562P</b>	Rev 2.0
Date: Monday, April 10, 2017			Sheet	29 of 52

### NGFF for WLAN / BT(Key E) Support ISCT(Intel Smart Connect Technology)





### Lid switch

#### For Debug




### KB

#### KB Power BTN





### LED




#### For TP module


1	1	L
2	2	R
3	3	GND
4	4	CLK
5	5	DAT
6	6	VCC





### NOVO BTN



### FAN Conn






Security Classification	Compal Secret Data		Title
Issued Date	2011/06/24	Deciphered Date	2012/07/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<p>Compal Electronics, Inc.</p> <p>ROM/KB/PWR/CR/LED/TP Conn.</p> <p>Document Number</p> <p>LA-D562P</p> <p>Rev 2.0</p>
Date:	Monday, April 10, 2017	Sheet	31 of 52




### USB3.0\_Port

SF000002Y00  
 220U 6.3V OSCON  
 ESR 17mohm@100Khz






### USB2.0\_Port






Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>SKL-U(712)PCIE,USB,SATA</b>
Issued Date	2014/05/19	Deciphered Date	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			
Size	Customer	Document Number	Rev
		<b>LA-D562P</b>	<b>2.0</b>
Date:	Monday, April 10, 2017	Sheet	32 of 62








### RJ-45 CONN.



### 25MHZ CRYSTAL





### ESD



Security Classification	Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	LAN RTL8107E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETED DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 2.0
Size	Custom	Document Number	LA-D562P	Date: Monday, April 10, 2017
Date: Monday, April 10, 2017				Sheet 34 of 52







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CardRead/RTSS170	
Size	Document Number	LA-D562P		Rev	2.0
Date:	Monday, April 10, 2017	Sheet	36	of	52









Aditya11ttt

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>PWR- DCIN / Vin Detector</b>	
Size	Document Number	Rev		
Custom	<b>SKL</b>	2.0		
Date:	Monday, April 10, 2017	Sheet	38	of 52




**PH201 under CPU bottom side :**  
**CPU thermal protection at 93 +/-3 degree C**  
**Recovery at 56 +/-3 degree C**

Aditya11ttt



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR- BATTERY CONN/OT</b> Size Document Number Custom SKL Rev 2.0
Date:	Monday, April 10, 2017	Sheet	39	of 52



R1 = 10mΩ and R2 = 5mΩ or R1 = 10mΩ and R2 = 10mΩ  
 BIT0 = 1.14uA/W  
 BIT1 = 0.285uA/W  
 =====  
 R1 = 20mΩ and R2 = 10mΩ or R1 = 20mΩ and R2 = 20mΩ  
 BIT0 = 2.28uA/W  
 BIT1 = 0.57uA/W

Ipsys = KPSYS \* (VADP \* IADP + VBAT \* IBR)  
 R\_Psys = 1.2V / Ipsys  
 KPSYS = 1.14uA/W  
 adapter wattage = 45W  
 Battery wattage = 40Wh  
 Ipsys = 1.14 \* (45+40) = 96.9uA  
 R\_Psys = 1.2V / 96.9uA = 12.3K-ohm.  
 =====  
 adapter wattage = 65W  
 Battery wattage = 40Wh  
 Ipsys = 1.14 \* (65+40) = 119.7uA  
 R\_Psys = 1.2V / 96.9uA = 10K-ohm.

Protection for reverse input

Vgs = 20V  
 Vds = 60V  
 Id = 250mA

max Power loss 0.22W for 90W; 0.12W for 65W system; 0.05W for 45W  
 CSR rating: 1W  
 VCSIP-VCSIN spec < 81mV

\*\*Design Notes\*\*  
 For 45W/65W /90W system, 2S/3S/4S battery  
 Maximum Charging current 3.5A  
 Maximum Battery discharge power 55W  
 #Register Setting  
 1. OX3DH bit10 set 0 (default 1) to enable turbo boost function  
 2. Disable turbo when AC only  
 #Circuit Design  
 1. ACLIM and CCLIM are devider voltage control.  
 2. Use 7X7 choke and 3X3 H/L side MOSFET  
 Charge current 3A  
 Power loss : 1.79W (H/S=0.227W, L/S=1.2738W, Choke=0.297W)  
 Power density : 0.61 (23X16)  
 #Protect function  
 1. ACOVP : VCC voltage > 24V  
 2. SMBus timeout : OX3DH bit15 set 0 (default 0) to enable 175s(default).  
 3. ACOC : OX3CH bit4 set1 release adapter limit function (default:Enable).  
 4. CHGOC : based on charge current setting  
 5. BATTOVP : 4.6V/Cell  
 6. BATLOWV : No.  
 7. TSHUT : 150C

Need check the SOA for inrush

Module model information  
 ISL95520\_Hybrid\_Boost\_V2.mdd

PR729 and PR732 are ACDET set ting base on your project to set

support Turbo boost : 2200P  
 no support Turbo boost : 0.1u

Co-lay jump and ISN choke.

Rds(on) = 32mohm max  
 Vgs = 20V  
 Vds = 30V  
 ID = 8A (Ta=70C)

Rds(on) = 32mohm max  
 Vgs = 20V  
 Vds = 30V  
 ID = 8A (Ta=70C)

Support max charge 3.5A  
 Power loss: 0.245W  
 CSR rating: 1W  
 VCSPP-VCSIN spec < 81mV

[9,21,33] VCIN1\_AC\_IN

[33,39] EC\_SMB\_DA1  
 [33,39] EC\_SMB\_CK1

[33] ADP\_I  
 [33] DCHG\_I

[45] PMON\_SKYLAKE

[33] VCOUT1\_PROCHOT#

Follow adapter and battery wattage in Vgs current source based on 45U Core VR design. The resistor is pop on CPU VR schematic.

VDD=5V  
 VDD\_CHG

Hybrid boost power mode  
 Cell = 4s

BATGONE (BATT\_TEMP) [33,39]  
 logic high: above 2.4V  
 logic low: under 0.8V

For A31 only.  
 Turn off charger IC on battery only.  
 Depend on customer design for system power consumption.



(R1 = 10mΩ and R2 = 5mΩ or R1 = 20mΩ and R2 = 10mΩ)  
 CCLIM = VccLIM / 64 \* R2  
 =====  
 (R1 = 10mΩ and R2 = 10mΩ or R1 = 20mΩ and R2 = 20mΩ)  
 CCLIM = VccLIM / 32 \* R2  
 =====  
 AC\_LIM = Vac\_LIM / 32 \* R1

Adapter current limited:  
 For U22 (45W) adp:  
 PR337=53.6k  
 For U23a (65W) and DIS\_adp:  
 PR337=76.8k




Battery current limited by CCLIM ~ 3.89A.  
 Adapter current limited by ACLIM ~ 4.33A.  
 (PR719 and Pq741 are for change ACLIM when AC in)

Security Classification		Compal Secret Data	
Issued Date	2015/07/27	Deciphered Date	2016/07/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		PWR_CHARGER	
Size	Document Number	Rev 2.0	
Date:	Monday, April 10, 2017	Sheet	40 of 52

Module model information  
SY8286B\_V1.mdd




Module model information  
SY8286C\_V1.mdd




Security Classification	Compal Secret Data	
Issued Date	2015/07/27	Deciphered Date
		2016/07/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title	PWR- 3VALW/5VALW-SY8286B&C	
Size	Document Number	Rev
Custom		2.0
Date:	Monday, April 10, 2017	Sheet 41 of 52



Module model information  
SY8003A\_V1.mdd




Note:  
When design Vin=5V, please stuff snubber  
to prevent Vin damage

Security Classification	Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>+1.2VP/+0.6VSP/+2.5VP</b>
Issued Date	2015/07/27	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONSIDERED CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev 2.0
Date:	Monday, April 10, 2017	Sheet	42 of 82


Module model information

APL5930\_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8V PRIM	
				Size	Document Number
Date:	Monday, April 10, 2017	Sheet	43 of 53	2.0	

Module model information  
SY8288\_v1.mdd



EN :H>0.8V ; L<0.4V  
 EN pin don't floating  
 If have pull down resistor at HW side,  
 please delete PR601.

The current limit is set to 6A, 9A or 12A when this pin  
 is pull low, floating or pull high.


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.0VS Size Document Number Z_SKL Rev 20
Date:	Monday, April 10, 2017	Sheet	44	of 52




Module model information  
 NCP81208\_U22\_V1A.mdd for IC portion  
 NCP81208\_U22\_V1B.mdd for SW portion

IccMAX@SA= 5A  
 RiccMAX@SA= 15.8K --->PRI65  
 RiccMAX@SA= IccMAX\*2V/10uA/64A  
 IOUTSP@SA= 5A  
 RIOUTSP@SA=69.8K --->PRI14  
 RIOUTSP= 2V/(gm\*(Rth+RCSSP)\*ICCMAX\*DCR / (RPHSP+Rth+RCSSP))  
 OCP@SA= 9.5A  
 RLIMSP@SA=24K --->PRI5  
 RLIMSP= 1.3V/(gm\*(Rth+RCSSP)\*IoutLIMIT\*DCR / (RPHSP+Rth+RCSSP))  
 Load line@SA= 10.3m  
 RDRPSP@SA=1.78K --->PRI4  
 RDRPSP= Load line\*(RPHSP+Rth+RCSSP) / (gm \* DCR) / (Rth+RCSSP)


PRI2, PRI8 place near CPU side.  
 If the resistors are at the HW side and POP, PRI2, PRI8 can be canceled.




PRI11, PRI16 place near CPU side.  
 If the resistors are at the HW side and POP, PRI11, PRI16 can be canceled.



PSYS: Please confirm charger pull low resistance. Charger side should be unpop.



IMVP8 EN Upper Threshold > 0.8V Lower Threshold < 0.3V  
 +1.0V VCC1M with power sequence, it need behind +5V5.  
 PRI26 and PRI33 pull high resistor are pop at the end of VR SVID. Other VR is unpop.




U22 OCP@GT= 40A  
 RLIM@GT=12.4K --->PRI39  
 RLIM= IoutLIMIT \* Load line/10  
 U22 IccMAX@GT= 31A  
 RiccMAX2ph= 48.7K --->PRI63  
 RiccMAX2ph= (IccMAX2Ph+32)\*200K Ohn/ 127  
 U22 Iout@GT= 31A  
 RIOUT@GT=25.5K --->PRI23  
 RIOUT= 2 \* RLIM / (10 \* IOUITICCMAX \* Load line)  
 U22 Load line@GT= 3.1m  
 RPH@GT=84.5K --->PRI30, PRI38  
 Load line= (RCS2+(RCS1\*Rth)/(RCS1+Rth)) \* IOUITOTAL \* DCR/RPH

472mV/120uA=3.933K  
 Active Point110 degreeC = 4.206K


NCP81208 Operating Frequency Rosc=33.2K  
 I/A and GT are 450KHz  
 NCP81208 Operating Frequency Rosc=24K  
 and SA is 600KHz

472mV/120uA=3.933K  
 Active Point110 degreeC = 4.206K


U22 Load line@VCORE= 2.35m  
 RDRPSP@VCORE=2.1K --->PRI56  
 RDRPSP= Load line\*(RPHSP+Rth+RCSSP) / (gm \* DCR) / (Rth+RCSSP)  
 IccMAX@VCORE= 28A  
 RiccMAX@VCORE= 87.6K --->PRI64  
 RiccMAX@VCORE= IccMAX\*2V/10uA/64A  
 IOUTSP@VCORE= 28A  
 RIOUTSP@VCORE=64.9K --->PRI42  
 RIOUTSP= 2V/(gm\*(Rth+RCSSP)\*ICCMAX\*DCR / (RPHSP+Rth+RCSSP))  
 OCP@VCORE= 35A  
 RLIMSP@VCORE=33.4K --->PRI53  
 RLIMSP= 1.3V/(gm\*(Rth+RCSSP)\*IoutLIMIT\*DCR / (RPHSP+Rth+RCSSP))



**VCC CORE**  
 FSW=450kHz  
 DCR = 1.19 mohm +/- 5%  
 H/S Rds(on) : 11.3mohm , 14.5mohm  
 L/S Rds(on) : 2.8mohm , 3.5mohm



**VCCGT**  
 FSW=450kHz  
 DCR = 1.19 mohm +/- 5%  
 H/S Rds(on) : 11.3mohm , 14.5mohm  
 L/S Rds(on) : 2.8mohm , 3.5mohm




**VCCSA**  
 FSW=450kHz  
 DCR 6.2mohm (TYP) , 6.51mohm (Max)  
 H/S Rds(on) : 12.4mohm , 15.8mohm  
 L/S Rds(on) : 9.1mohm , 11.6mohm

Doc	Power Stage
Rev	2.0
Date	Monday, April 10, 2017
Sheet	46 of 62



Module model information  
ISL62771\_C2\_GFX35W\_V1A.mdd for IC portion  
ISL62771\_C2\_GFX35W\_V1B.mdd for SW portion



VR\_ON  
High > 1.6V  
Low < 1V

PH1002 near APU\_CORE H/S mos  
VHOT Assert Threshold : 0.64V  
TSENSE Bias Current : 30uA  
PH1002=27.4K, 110C active  
Reset Threshold: 0.65V, 98C active  
110C Assert Threshold: PR101=27.4K  
100C Assert Threshold: PR101=16.9K

PH1003 near GFX\_CORE choke

PR1058=3.65K, PR1040=2.1K and  
PR1046=604 to set loadline -2.1mV/A  
while PR1046=594 to set OCP 57.16A  
for EDC 45A application.

EN pin don't floating  
If have pull down resistor at HW side, pls delete PR70

EN :H>0.8V ; L<0.4V  
EN pin don't floating  
If have pull down resistor at HW side,  
please delete PR601.

The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.

Activity 1111

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/04	Deciphered Date	2015/01/04	
Title			PWR-CPU CORE/CPU_CORE_NB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Rev
Module			ISL62771 Module	2.0
Date			Monday, April 15, 2017	Sheet 48 of 52

# Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1	導 17-M1-70	P49	PR1408改M170@ PR1410從-short 改M150 @ PR1428 ,PR1450改M150 @ 新 PC141 , PC15 都改為 M1 70 @ PC1417 from 150P change to 270P PR1424 M130 pop 1.37K M170 pop 1K PR1421 A phase 總是否 p op	2016/11/3	
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Aditya11ttt

Security Classification		Compal Secret Data		Title	
Issued Date	2015/07/27	Deciphered Date	2016/07/27	PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	2.0
				Date:	Monday, April 10, 2017
				Sheet	49 of 52