

First International Computer, Inc

Portable Computer Group HW Department

Board name : Mother Board Schematic

Project : LM13W+

Version : 0.1

Current Date : March 19 , 2006

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting

Manager Sign by:

Drawing by : Tom_Lin

Total confirm by: CC_TSAO

LAN Circuit check by:

Audio Circuit check by:

 First International Computer, Inc. 2FL, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM7+LM13+ < VIA VN800 + VT8237R+ >	Rev
Size	Document Number	0.2
Date	Saturday, March 18, 2006	Sheet 1 of 56

1. Schematic Page Description :

LM7W+/LM13W+ Schematic Ver : 0.1

- | | | |
|-------------------------------|----------------------------------|-------------------------------|
| 1. Title | 23. VT8237+ (1/3) | 45. 1.5VDDA/S , 1.8/2.5VDDM/A |
| 2. Schematic Page Description | 24. VT8237+ (2/3) | 46. 3VDDM / 5VDDM |
| 3. Block Diagram | 25. VT8237+ (3/3) | 47. VCCP/1.5VDDM |
| 4. ANNOTATIONS | 26. Power Good & Fan Controller | 48. 3VDDA / 5VDDA / PMU3/5V |
| 5. Schematic Modify | 27. CB1410 CardBus Controller | 49. POW-ON Controller |
| 6. Timing Diagram | 28. CB1410 CardBus Power SW./CNN | 50. ADIN / Battery CNN |
| 7. DDR Layout Guideline | 29. MINI PCI | 51. Charge Circuit / DCIN |
| 8. Yonah processor (1/2) | 30. VT6103L PHY | 52. Inverter Controller |
| 9. Yonah processor (2/2) | 31. USB CNN | 53. Audio board |
| 10. POWER (CPU CORE) | 32. S-ATA HD / CD-ROM CNN | 54. Switch transfer board |
| 11. Thermal / VR_PWRGD / RTC | 33. LPC PMU08 | 55. Update list |
| 12. Clock Generator | 34. LPC KBC M3885X | |
| 13. Clock Buffer | 35. INT KBC / GP Connector | |
| 14. VN800 (1/4) | 36. MDC Connector | |
| 15. VN800 (2/4) | 37. DIP Switch & LED | |
| 16. VN800 (3/4) | 38. Firm Ware Hub / LID Switch | |
| 17. VN800 (4/4) | 39. Reset Circuit | |
| 18. DDR SO-DIMM1 | 40. OVP / SCREW | |
| 19. DDR SO-DIMM0 | 41. ALC655 Audio Codec | |
| 20. VT1631 LVDS Transmitter | 42. G1432+1410 Audio Amplifier | |
| 21. LCD Connector | 43. H.P. Out / Audio CNN | |
| 22. CRT Connector | 44. DDR PWR | |

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI(Wireless LAN)
AD23	CardBus

PCIINT	CHIP
IRQA	MiniPCI/NB
IRQB	MiniPCI/CardBus
IRQC	MiniPCI
IRQD	


BUSMASTER	CHIP
REQ0 / GNT0	MiniPCI
REQ1 / GNT1	CardBus
REQ2 / GNT2	Mini PCI(Wireless LAN)
REQ3 / GNT3	
REQ4 / GNT4	

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Casacde)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

 First International Computer, Inc. 2/F, NO.300 Yang Guang St, Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM7+LM13+ < VIA VN800 + VT8237R+ >	Rev
Size	Document Number	0.2
Date	Saturday, March 18, 2006	Sheet 2 of 56

3. Block Diagram :



 First International Computer, Inc. 2/F, NO.300 Yang Guang St, Neihu, 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751		
Title	LM7+LM13+ < VIA VN800 + VT8237+ >	
Size	Document Number	Rev 0.2
Date	Saturday, March 18, 2006	Sheet 3 of 56

4. Nat name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON or PSUSC0
3VDDA	3.3V always on power rail by DCON or PSUSC0
3VDDS	3.3V power rail
5VDDS	5.0V power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
Vcore_CPU	Core Voltage for CPU

VCCP	1.05V for AGTL+ Termination Voltage
1.8VDDM	1.8V for CPU PLL Voltage
DDR_0.9VDDM	0.9V DDR Termination Voltage
1.5VDDM	1.5V switched power rail
1.5VDDS	1.5V power rail
1.5VDDA	1.5V always on power rail
2.5VDDS	2.5V power rail for DDR

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix









0	= Active Low signal
---	---------------------


Signal Conditioning

D	= Damped (by a resistor)
Q	= Isolated (by a Q-switch)
L	= Filtered (by an inductor or bead)

5.Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer (AGTL, CLOCK, DDR)
Layer 4		Power Plane
Layer 5		Ground Plane
Layer 6		Stripline Layer (Analog, LVDS, other)
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer


 First International Computer, Inc. 2FL, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751		
Title	LM74LM13+ < VIA VN800 + VT8237R+ >	Rev
Size	Document Number	0.2
Date	Saturday, March 18, 2006	Sheet 4 of 56

6.Schematic modify Item and History :


 First International Computer, Inc. 2FL, NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM7+LM13+ < VIA VN800 + VT8237R+ >	Rev
Size	Document Number	0.2
C	<	
Date	Saturday, March 18, 2006	Sheet 5 of 56

7. power on & off & S3 Sequence :


Power On Sequencing Timing Diagram



BATTERY ONLY POWER ON TIMING



S3 SUSPEND AND RESUME TIMING



First International Computer, Inc. 2/F, NO.300 Yang Guang St, Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title: LM74LM13+ < VIA VN800 + VT8237R+ >		
Size: C	Document Number: 	Rev: 0.2
Date: Saturday, March 18, 2006	Sheet: 6	of 56

8. Layout Guideline :

Montara-GM DDR Layout Guidelines

Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length


DDR Signal Groups

Group	Signal Name
Clocks	SCK[5:0] SCK#[5:0]
Data	SDQ[71:0] SDQS[8:0] SDM[8:0]
Control	SCSR[3:0] SCS#[3:0]
Command	SMA[12:6,3:0] SBA[1:0] SODIMM0 CAS# SODIMM1 CAS# SWE#
CPC	SMA[5,4,2,1] SMAB[5,4,2,1]
Feedback	RCVENOUT# RCVENIN#


Length Matching Formulas

Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock - 1.0"	Clock + 0.5"
Command to Clock	Clock - 1.0"	Clock + 2.0"
CPC to Clock	Clock - 1.0"	Clock + 0.5"
Strobe to Clock	Clock - 1.0"	Clock + 0.5"
Data to Strobe	Strobe - 25 mils	Strobe + 25 mils


Clock Signals Topologies and Routing Guidelines




Data Signals Topologies and Routing Guidelines



Control Signals Topologies and Routing Guidelines



Command Signals Topologies and Routing Guidelines




CLOCKS	LENGTH	TRACE / SPACE	NOTES
HCLKCPU[1..0] HCLKNB[1..0] HCLKITP[1..0]	2" - 8"	5 / 20 mils (5 mil space between + & -)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 450 mil
66MCLK_ICH 66MCLK_GMCH AGPCLK_ATI	4.5" - 9.0" MAX : 8.5"	5 / 20 mils	1. 66MCLK_ICH & AGPCLK_GMCH AGPCLK_ATI Length mismatch within 100 mils
PCLKICH PCLKCB PCLK1394 PCLKUSB20 PCLKOP PCLKFWH PCLKSIO PCLKLAN	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Max skew = 1ns
14MCLK_SIO 14MCLK_ICH 14MCLK_AC97	4.5"-9.0"	5 / 10 mils	
48MCLK_ICH 48MCLK_CB	3.5" - 12.5"	5 / 20 mils	

SDQ/SDM to SDQS Mapping

Signal	Mask	Relative To	Mismatching
SDQ[7..0]	SDM[0]	SDQS[0]	+/- 25 mil
SDQ[15..8]	SDM[1]	SDQS[1]	+/- 25 mil
SDQ[23..16]	SDM[2]	SDQS[2]	+/- 25 mil
SDQ[31..24]	SDM[3]	SDQS[3]	+/- 25 mil
SDQ[39..32]	SDM[4]	SDQS[4]	+/- 25 mil
SDQ[56..40]	SDM[5]	SDQS[5]	+/- 25 mil
SDQ[55..48]	SDM[6]	SDQS[6]	+/- 25 mil
SDQ[63..56]	SDM[7]	SDQS[7]	+/- 25 mil
SDQ[71..64]	SDM[8]	SDQS[8]	+/- 25 mil

CPC Signals Topologies and Routing Guidelines




First International Computer, Inc.
2FL NO.300 Yang Guang St. Neihu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751


Title: **LM7+LM13+ < VIA VN800 + VT8237R+ >**

Size: Document Number Rev: 0.2

Date: Saturday, March 18, 2006 Sheet 7 of 56




THERMAL SENSOR



Place this TR closed to VGA Chip.

RTC Discharge Circuit




First International Computer, Inc.
 2/F, NO.300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Title: **LM74LM13+ < VIA VN800 + VT8237R+ >**

Size: C Document Number: **<Thermal / RTC>** Rev: 0.2

Date: Saturday, March 18, 2006 Sheet 11 of 56




Clock Latout Guideline

CLOCKS	LENGTH	TRACE / SPACE	NOTES
CPU_BCLK[1..0] MCH_BCLK[1..0] ITP_BCLK[1..0]	2" - 8"	5 / 20 mils (5 mil space between 1 & 0)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 20 mil
CLK66 Clock CLK_ICH66 CLK_MCH66 CLK_AGP	4.5" - 9.0"	5 / 20 mils MAX : 8.5"	Length mismatch within 100 mils
CLK33 Clock CLK_ICHPCI CLK_SIOPCI CLK_FWHPCI	4.5" - 9.0"	5 / 20 mils	Length same as CLK66 Clock Length mismatch within 100mils
PCI Clock CLK_MINIPCI CLK_1394PCI CLK_PMU08PCI CLK_CBPCI	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Length Require CLK33-2.5" 3. Length mismatch +/- 2.0"
CLK14 Clock CLK_SIO14 CLK_ICH14 CLK_TV14	2.0"-9.0"	5 / 20 mils	1. Length mismatch +/- 500 mils
CLK_ICH48 CLK_MCH48	3.5" - 12.5"	5 / 20 mils	



- Clock Layout :**
1. Close to Clock generator
 2. Trace as short as possible and use 12 mil
 3. Place crystal within 500 mils of CLK Generator

Clock Package Length 485 mils
 Barrels Processor Package Length 1142 mils
 Montara-GM GMCH Package Length 157 mils
 CPU Socket Equivalent Length


FS4	FS3	FS2	FS1	FS0	CPU	AGP	PCI	REF
0	0	0	0	0	100.00M	66.67M	33.33M	14.318M
0	0	0	0	1	200.00M	66.67M	33.33M	14.318M
0	0	0	1	0	133.33M	66.67M	33.33M	14.318M
0	0	0	1	1	166.67M	66.67M	33.33M	14.318M
0	0	1	0	1	400.00M	66.67M	33.33M	14.318M



CLK14M_SB	C732	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK14M_GLIJ	C729	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK48M_CB	C228	33pF 50V 5% SMT0402 NPO L(R)N(U)
CLK48M_SB	C230	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK96M_AGP	C699	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK96M_NB	C697	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK96M_SB	C698	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_SIO	C240	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_SB	C241	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_EC	C238	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_APIC	C237	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_KBC	C235	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_LMH	C234	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_CB	C232	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CLK33M_LMN	C231	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CPU_BCLK	C709	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
CPU_BCLK0	C704	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
HCLKNB	C707	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
HCLKNB0	C708	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)




DISPCLKI	C701	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)
DISPCLKO	C693	56F 50V ±0.5pF -55 TO +125°C SMT0402 NPO L(R)N(U)




First International Computer, Inc.
 2FL NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File: **LM7-LM13+ < VIA N800 + VT8237R+ >**
 Size C Document Number: **<Clock-Gen>**
 Date: Saturday, March 18, 2006 Sheet 12 of 56


DDR CLOCK BUFFER




DDR Clock Buffer



8/2 R614 R615 R594 R595 change
 0 Ohm , C573 C572 C607 C606
 change 5pF , C567 change 10pF



First International Computer, Inc.	
2FL_NO 300, Yang Guang St. Neihu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751	
File	LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<clock buffer>
Date	Saturday, March 18, 2006
Sheet	13 of 56
Rev	0.2




First International Computer, Inc.
2FL, NO.300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File: **LM7+LM13+ < VIA VN800 + VT8237R+ >**

Size C Document Number **<VN800 DDR2>** Rev 0.2

Date: Saturday, March 18, 2006 Sheet 16 of 56




FC First International Computer, Inc.
 2FL, NO.300, Yang Guang St., NeiHu
 114 TAIPEI, TAIWAN, ROC
 (886-2)8751-8751

File: **LM7+LM13+ < VIA VN800 + VT8237R+ >**


Size: Document Number **<VN800 vedio>** Rev 0.2

Date: Saturday, March 18, 2006 Sheet 16 of 56



First International Computer, Inc.
 2F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File	LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<VN800 power>
Date	Saturday, March 18, 2006
Sheet	17 of 56
Rev	0.2




SO DIMM 1

First International Computer, Inc.
 2/F, NO.300 Yang Guang St, Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

File: **LM74LM13+ < VIA N800 + VT8237R+ >**
 Size: **C** Document Number: **<DDR-dimm-1>** Rev: **0.2**
 Date: **Saturday, March 18, 2006** Sheet: **18** of **56**






LVDS Interface

Signal	LENGTH	TRACE	SPACE	TRACE MUTCHING	Impedance	Note
LVDS	10"	4 mils (stripline) 6 mils (microstrip)	20 mils (edge to edge) 20 mils (pair to pair) 20 mils (to non LVDS signal)	+/-20 mils (data to clock) 10mil (with a clock pair) X +/-20 mils (clock to clock)	100 ohms +/-15%	Breakout region from NB should be less than 500 mils

<8,10,11,12,14,15,16,18,19,20,22,23,24,25,26,27,29,33,34,37,38,41,42,44,46,47,52> 3VDDM


First International Computer, Inc.
 2F, NO.300, Yang Guang St., NeiHu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

File: **LM7+LM13+ < VIA VN800 + VT8237R+ >**
 Size C Document Number
 <LCD connector>
 Date: Saturday, March 18, 2006 Sheet 21 of 56 Rev 0.2




First International Computer, Inc.
 2F, NO.300, Yang Guang St., Neihu
 114 (TAIPEI), TAIWAN, R.O.C
 (886-2)8751-8751

File	LM7+LM13+ < VIA N800 + VT8237R+ >
Size	Document Number
C	<CRT connector>
Date	Saturday, March 18, 2006
Sheet	22 of 56
Rev	0.2



First International Computer, Inc.
 2F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, ROC
 (886-2)875-18751

File: **LM7+LM13+ < VIA VN800 + VT8237R+ >**
 Size: Document Number
 C: **<VT8237 PCI/USB>**
 Date: Saturday, March 18, 2006 Sheet 23 of 56 Rev 0.2



First International Computer, Inc.
 2F, NO.300, Yang Guang St., Neihu
 114 (TAIPEI), TAIWAN, ROC
 (886-2)8751-8751


Title: **LM7+LM13+ < VIA VN800 + VT8237R+ >**

Size: **<VT8237 IDE/AC-Link>**


Date: Saturday, March 18, 2006

Sheet: 24 of 56


Rev: 0.2




CPU POWER OK CIRCUIT




SYSTEM POWER OK CIRCUIT





VR_ON



Reserve




First International Computer, Inc. 2/F, NO.300 Yang Gwang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
File	LM7+LM13+ < VIA VN800 + VT8237R + >
Size	Document Number <POWER Goods>
Date	Saturday, March 18, 2006 Sheet 26 of 56





First International Computer, Inc.
 2/F, NO.300 Yang Guang St, Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

File	LM7-LM13+ < VIA VN800 + VT8237R+ >	
Size	Document Number	Rev
C	< CardBus Controller >	0.2
Date	Saturday, March 18, 2006	Sheet 27 of 56




TYPE III MODEM / LAN CONNECTOR



First International Computer, Inc.
 2/F, NO.300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File	LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	C
Document Number	<Mini-PCI>
Date	Saturday, March 18, 2006
Sheet	29 of 56
Rev	0.2

LAN RJ45 JACK



TX & RX layout guide		
other	24 MIL	
TX+	10 MIL	6 MIL
TX-	6 MIL	6 MIL
other	24 MIL	

5/21 EMI change



ALL Resistor close to PHY

Close to PHY.

Close to PHY.





C591 can change to 0.1uF for EMI improve.

First International Computer, Inc.
 2/F, NO.300 Yang Guang St., Neihu,
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File: **LM7+LM13+ < VIA VN800 + VT8237R+ >**

Size: C Document Number: **<VT6103L LAN PHY>** Rev: 0.2


Date: Saturday, March 18, 2006 Sheet 30 of 56



First International Computer, Inc.	
2FL IND 300 Yang Guang St, Neihu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751	
Title	LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<USB CNN>
Date	Saturday, March 18, 2006
Sheet	31 of 56
Rev	0.2






First International Computer, Inc. 2FL, NO.300 Yang Guang St, Neihu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751	
File	LM7+LM13+ < VIA VN800 + VT8237R + >
Size	<LPC PMU08>
Doc Number	
Date	Saturday, March 18, 2006
Sheet	33 of 56





First International Computer, Inc. 2/F, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
File	LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<KBC M38867>
Date	Saturday, March 18, 2006
Sheet	34 of 56

GLIDE PAD CONNECTOR




PCBEEP




First International Computer, Inc. 2/F, NO.300 Yang Gwang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM7+LM13+ < VIA VN800 + VT8237R+ >	
Size	Document Number	Rev
C	<GP CNN / PCBEEP>	0.2
Date	Saturday, March 18, 2006	Sheet 36 of 56

LID Switch





4M FLASH ROM




20-10161-00 SOCKET
03-10262-04 LPC BIOSic winbond

First International Computer, Inc. 2/F, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
Title	LM7-ALM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<LID SW/ BIOS>
Date	Saturday, March 18, 2006
Sheet	38 of 56
Rev	0.2






RESUME RESET



PCI RESET & PCI NON RESET




First International Computer, Inc. 2/F, NO.300 Yang Guang St, Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
File	LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<Reset Circuit>
Date	Saturday, March 18, 2006
Sheet	39 of 56
Rev	0.2




9/26 Change not connect to GND

COUPON4X2




First International Computer, Inc. 2/F, NO.300 Yang Guang St, Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
File	LM7+LM13+ < VIA VN800 + VT8237R+ >	Rev
Size	Document Number	0.2
C	<OVP CKT>	
Date	Saturday, March 18, 2006	Sheet 49 of 56




First International Computer, Inc.
 2FL, NO.300 Yang Guang St, Neihu
 114 TAIPEI, TAIWAN, R.O.C
 (886-2)8751-8751

Title		LM7-LM13+ < VIA VN800 + VT8237R+ >	
Size	C	Document Number	<AMP G1432+1410>
Date	Saturday, March 18, 2006	Sheet	42 of 56

9/16 Cancel USB CON




Normal=LOW
Headphone insert=High




First International Computer, Inc. 2/F, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
File LM7+LM13+ < VIA VN800 + VT8237R+ >	
Size C	Document Number <SPDIF / HP OUT / Audio CN>
Date Saturday, March 18, 2006	Sheet 43 of 56


1.5VDDA 0.7A




2.5VDDA 0.6A



2.5VDDM 0.6A




1.8VDDM 1.5A



First International Computer, Inc.
 2/F, NO.300 Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

Title		LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	Document Number	Rev 0.2
C	< 1.5V / 2.5V / 1.8V >	
Date	Saturday, March 18, 2006	Sheet 45 of 56

VCCP, VORE_GMCH



For CPU / MCH
 Tolerance : 1.00V - 1.10V
 Max Current : 2.5A + 2.4A

$$V_{out} = V_{ref} \cdot (1 + R1/R2)$$

$$R1 = R2 \cdot (V_{out}/V_{ref} - 1)$$

$$FANS236 \ V_{ref} = 0.9V$$


- DDR_18VDDDS Setting
- RDS(on)=32m, I(max)=3A
 - 1. $R_{sense} = \frac{[(I_{load}(max))^2 \cdot RDS(on)] / [I(150uA)] - 100}{[3A \cdot 32m] / 150uA} - 100 = 640$
 - 2. $I_{limit} = 1.2 \cdot 1.25 \cdot 1.6 \cdot 3A = 7.2A$
 - 3. $R_{Ilimit} = \frac{[11.2 \cdot (100 - R_{sense}) / [I_{limit} \cdot RDS(on)]] - [11.2 \cdot (100 - 640)] / [7.2 \cdot 32m]}{-35.9K}$

FI First International Computer, Inc.
 2FL, NO.300, Yang Guang St., Neih4
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File: **LM7+LM13+ < VIA VN800 + VT8237R+ >**

Size: Document Number
 Cust: **VCCP & 1.5VDDM**

Date: Saturday, March 18, 2005 Sheet 47 of 56




CHR BATTERY IN



winky 0710

First International Computer, Inc. 2/F, NO.300 Yang Guang St. Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM7-ILM13+ < VIA VN800 + VT8237R+ >	
Size	Document Number	Rev
C	< AC-IN / Battery CNN >	0.2
Date	Saturday, March 18, 2006	Sheet 50 of 50



0422 MODIFY TO
1000P X 3 EMI


5A
200mil

2A
80mil

5A
200mil

12A
480mil

12A
480mil





MB3887 Vref=5V
Charge current
= $R2 / (R1 + R2) * 5$

Total power setting
 $V_+INE2 = R_{sys} * I_{sys} * 20$


First International Computer, Inc.	
2FL NO.300 Yang Guang St. Neihu 114 TAIPEI, TAIWAN, R.O.C (886-2)8751-8751	
File	LM7-ALM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<Charger Circuit / DCIN>
Date	Saturday, March 18, 2006
Sheet	51 of 56

Inverter Control


LCD brightness control



FI First International Computer, Inc.	
2FL, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
Title	LM7-ILM13+ < VIA VN800 + VT8237R+ >
Size	Document Number
C	<Inverter>
Date	Saturday, March 18, 2006
Sheet	52 of 56
Rev	0.2







NOTE
MIC1 請包AGROUND




NOTE
HP_L, HP_R請包AGROUND




First International Computer, Inc. 2/F, NO.300 Yang Gsang St, Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-6751		
Title	LM7+LM13+ < VIA VN800 + VT8237R+ >	
Size	<Audio Board>	Rev 0.2
Date	Saturday, March 18, 2006	Sheet 53 of 56




resistance on M/B







switch board con



First International Computer, Inc. 2/F, NO.300 Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
Title	LM7+LM13+ < VIA VN800 + VT8237R+ >
Size	C
Document Number	<Switch transfer board>
Date	Saturday, March 18, 2006
Sheet	54 of 56
Rev	0.2



NOTE
MIC1IN, MIC2IN, INTERNAL_MIC
請包AGROUND



First International Computer, Inc. 2/F, NO.300 Yang Gsang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751		
Title	LM7-ALM13+ < VIA VN800 + VT8237R+ >	
Size	Document Number	Rev
C	<Audio Board>	0.2
Date	Saturday, March 18, 2006	Sheet 56 of 56