

Iris2 Schematics Skylake-U

2015/05/20


REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed


Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Cover Page		
Size A3	Document Number Iris2 SKL-U	Rev X02
Date: Tuesday, September 08, 2015		Sheet 1 of 105

Project code:
Iris-2 14 --> 4PD02V010001
PCB P/N: 14236-SF
Revision:A00

Iris2 SKL-U Block Diagram

IO Board: 14927



PCB LAYER


- L1: Top
- L2: VCC
- L3: Signal
- L4: Signal
- L5: VCC
- L6: Signal
- L7: GND
- L8: bottom

CHARGER		BQ24770RUYR 44	
INPUTS	OUTPUTS		
AD+	DCBATOUT		
BT+	DCBATOUT		
SYSTEM DC/DC		RT6576DQW-GP 45	
INPUTS	OUTPUTS		
DCBATOUT	3D3V_AUX_S5		
	5V_PWR_2		
	5V_S5		
	3D3V_S5		
CPU Core Power		46-50	
NCP81208MNTXG			
NCP81382MNTXG x 2			
NCP81382MNTXG (23e)			
NCP81253MNTBG			
INPUTS	OUTPUTS		
DCBATOUT	VCC_CORE		
DCBATOUT	+VCCGT		
DCBATOUT	+VCCGT (23e)		
DCBATOUT+VCCSA			
DDR3L SUS		TPS51716RUKR 51	
INPUTS	OUTPUTS		
DCBATOUT	1D35V_S3		
	0D65V_S0		
CPU VCCIO 1V		TPS22961DNYT 52	
INPUTS	OUTPUTS		
3D3V_S5	+VCCIO_VR		
CPU VCCPRIM_CORE 1V		52	
INPUTS	OUTPUTS		
1D0V_PWR	VCCPRIM_CORE		
CPU DCDC-V1D00A		SY8208DQNC 53	
INPUTS	OUTPUTS		
DCBATOUT	1D0V_S5		
LDO-V1D5V		S-1339D15-M5001 54	
INPUTS	OUTPUTS		
3D3V_S5	1D5V_S0		
LDO-V1D8V		APL5930KAI-TRG 54	
INPUTS	OUTPUTS		
1D0V_S5	+VCCMPHYGTAGN_IPO_LS_SIF		
	3D3V_S5		
	1D8V_S5		
VCCSTG		M5938ARD1U 40	
INPUTS	OUTPUTS		
1D0V_S5	+V1_00DX		
	5V_S5		
	3D3V_S5		
	5V_S0		
	3D3V_S0		
VCCST		M5938ARD1U 40	
INPUTS	OUTPUTS		
1D0V_S5	+V1_00U_CPU		
	1D0V_S5		
	1D0V_S5		
	+V_EDRAM_VR		
	+V_EOPIO_VR		
3D3V VGA		AO3419L 86	
INPUTS	OUTPUTS		
3D3V_S0	3D3V_VGA_S0		


Main Func = CPU

(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 3 of 105


Main Func = CPU



071.SKYLA.000U

(#543016) PROCHOT# Routing Guidelines

Figure 10-1. Routing Illustration for PROCHOT# Topology




M1,2,3,4,5: <3 inches
 M6: 1-1.1 inches
 MCPU: 0.3-1.5 inches
 Mt <0.3 mils
 Main route (M1+M2+M3+M4+M5+M6+MCPU): 1-1.2 inches

Iris SKL UMA

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_(JTAG/CPU SIDE BAND)**

Size A3	Document Number	Rev X02
Date: Wednesday, September 09, 2015		Sheet 4 of 105



DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel.
 Clock (CLK and CLK#) and strobe (DQS and DQS#) signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT
4.17 SKL U and SKL Y System Memory ODT Signal Connectivity Details


Table 4-41. ODT Signals Connectivity table


Processor	Memory Type	Side	Signal	Rule	Notes
SKL-Y	LPDDR3 Memory Down	DRAMs	DDR0_ODT[0] connected to DIMM's ODT. Two ODT per x32 DRAM PKG	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1, 2
SKL-U	LPDDR3 Memory Down	DRAMs	DDR0_ODT[1:0] connected to DIMM's ODT. Two ODT per x64 DRAM PKG	Processor's ODT[0] connected to DIMM's ODT. Topology connection. Processor's ODT[1] not connected.	1, 2
DDR3L Memory Down	DRAMs	Processor	DDR0_ODT[1:0] connected to DIMM's Rank0 ODT.	Processor's ODT[0] connected to DIMM's Rank0 ODT. Processor's ODT[1] not connected.	3, 4
DDR3L SO-DIMM	DIMMs	Processor	DDR0_ODT[1:0] connected to DIMM's ODT[1:0].	Processor's ODT[1:0] connected to DIMM's ODT[1:0].	1, 3
DDR3L Mixed Memory Down	DIMMs	Processor	DDR0_ODT[1:0] connected to DIMM's ODT[1:0].	Processor's SO-DIMM Channel ODT[1:0] connected to DIMM's Memory Down Channel ODT[1:0]. Processor's ODT[1] connected to DIMM's Rank0 ODT. Processor's ODT[0] connected to DIMM's Rank0 ODT. If Rank1 not used, Processor ODT[1] not connected.	3, 4
DDR4 Memory Down	DRAMs	Processor	DDR0_ODT[1:0] connected to DIMM's Rank0 ODT. Processor's ODT[1] connected to DIMM's Rank0 ODT. Processor's ODT[0] not connected.	Processor's ODT[0] connected to DIMM's Rank0 ODT. Processor's ODT[1] connected to DIMM's Rank0 ODT. Processor's ODT[0] not connected.	3, 4
DDR4 SO-DIMM	DIMMs	Processor	DDR0_ODT[1:0] connected to DIMM's ODT[1:0].	Processor's ODT[1:0] connected to DIMM's ODT[1:0].	3, 4

Notes:
 1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files (CPU - SKL-Y LPDDR3) and (CPU - SKL-U LPDDR3).
 2. ODT signals are active-low. ODT signals are active-low. ODT signals are active-low.
 3. DDR3L ODT input is read high (Active). RTT_NOM is defined by BIOS as High/2 in both ranks, when a Rank receives write command it enables RTT_WR (set to BIOS after power training). Otherwise ODT gets RTT_NOM (High/2).
 4. These guidelines are related to DDR3L supported Memory down topologies only. 2R x16 DDP single side, 2R x16 SDP dual side and 2R x8 dual side.

Layout Note:

Design Guidelines:
 SM_RCMP keep routing length less than 500 mils.






CFG TERMINATIONS

20140807 gav1d #544669 Rev0.52 (CRB)

PCH strap pin:




071.SKYLA.000

[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED

(#543016)

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port. 1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

SKL(#543016) :
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*





SVID DATA

Layout Note:
The total length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
Route the Alert signal between the Clock and the Data signals.



SVID CLOCK







SVID_543016:

Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2-W3-W4-W5 [inches]	W51 [inches]	W52 [inches]	R _{CP} [Ω]	R _{CP} [Ω]	R _{CP} [Ω]	R _{CP} [Ω]	V _{CP} [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	
VIDSCK							Empty	45	0	50	
VIDALERT #							56	Empty	Y	220	1.0

Figure 10-7. Routing Illustration for SVID Topology



Layout Note:
1. Place closest to CPU
2. VCC_SENSE / VBS_SENSE
impedance=50 Ohm
3. Length match±28m1

Table 55-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
Vccp	2x 10uF 0402 (Placeholder)		Place on secondary side, underneath the package
	4x 1uF 0201 (Placeholder)		
Vccq	2x 10uF 0402 (Placeholder)		Place on secondary side, underneath the package
	4x 1uF 0201 (Placeholder)	4x 1uF 0402	
Vccgc	1x 1uF 0201 (Placeholder)	3 x 22uF 0603	Place as close to the package as possible
			Place as close to the package as possible
Vccll		1 x 10uF 0402	Place as close to the package as possible
Vccu_oc		1x 1uF 0201	Place as close to the package as possible
Vccgr		1x 1uF 0402	Place as close to the package as possible
Vccpr	1x 1uF 0402 (Placeholder)		Place on secondary side, underneath the package
Vccopro	2x 10uF 0402		Place on secondary side, underneath the package
Vccgc	1x 10uF 0402		Place on secondary side, underneath the package

Main Func = CPU


Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. * 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. * 1 = Port C is detected.

These two signals have weak internal pull-down.






HDMI/CRT




HDMI

Check



(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.



(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.

Iris SKL UMA

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DISPLAY)**


Size: A3 | Document Number: **Iris2 SKL-U** | Rev: **A00**

Date: Wednesday, September 09, 2015 | Sheet: 8 of 105

Main Func = CPU


(Blanking)

Iris SKL UMA


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 9 of 105

CORE


U-line 23e 28W
IccMax current-10ms max = 34 A



22U 0603 x 22




VCCSA



22U 0603 x 8

SLICED GT

U-line 23e 28W
IccMax current-10ms max[A] = 67 A



22U 0603 x28

Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGTx Power Plane at VR output	1x 220uF (@4.5mO ESR)	Placed at primary side near to VR output Additional components needed when supporting 23e
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)



Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V) ¹	
		8x 10uF 0402	Place as close to the package as possible
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) ¹	
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package Only needed when supporting 23e
		8x 22uF 0603	Only needed when supporting 23e
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	Place as close to the package as possible
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	Place as close to the package as possible
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	Place as close to the package as possible
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL	1x 1uF 0402		Place as close to the package as possible
VCCST	1x 1uF 0402		Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package Placeholder only
VCCOEPIO	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201		

His SKL UIMA






Layout Note:
Place these caps close to VREF_CA




Layout Note:
Place these caps close to VREF_DQ


Layout Note:
All VREF traces should have width=20mil, spacing=20 mil



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34



Layout Note:
Place these Caps near DIMM2.



Place these Caps near DIMM2.

(Blanking)

Iris SKL UMA




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)_SODIMM_SODIMM4**

Size A4	Document Number Iris2 SKL-U	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, May 26, 2015 Sheet 14 of 105

Main Func = PCH



071.SKYLA.000U

Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

Iris SKL UMA

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (CS-2/EMMC)**


Size A3 Document Number **Iris2 SKL-U** Rev **A00**

Date: Wednesday, September 09, 2015 Sheet 15 of 105

Main Func = PCH

eSPI or LPC
SMLBALER# / GPP_CS
 This signal has a weak internal pull-down.
 0 = LPC is selected for EC.
 1 = eSPI is selected for EC.
 This signal has a weak internal pull-down.

PCH strap pin:
BOOT HALT
SPI0_MOSI
 0 = ENABLED
 1 = DISABLED
 WEAK INTERNAL PU
 This signal has a weak internal pull-up.




Resistor value will check later

[24.25] SPI_CLK_ROM	10R2F-L-GP	1	R1806	SPI_CLK_CPU	AV2
[24.25] SPI_SO_ROM	10R2F-L-GP	1	R1807	SPI_SO_CPU	AW3
[24.25] SPI_SI_ROM	10R2F-L-GP	1	R1808	SPI_SI_CPU	AW3
[25] SPI_WP_ROM	10R2F-L-GP	1	R1809	SPI_WP_CPU	AW2
[25] SPI_HOLD_ROM	10R2F-L-GP	1	R1811	SPI_HOLD_CPU	AW4
[24.25] SPI_CS_ROM_N0	Do Not Stuff	1	R1812	SPI_CS_CPU_N0	AW5
[25] SPI_CS_ROM_N1	Do Not Stuff	1	R1816	SPI_CS_CPU_N1	AW2


Do Not Stuff	TP1801	1	CPU D1 TP	M2
Do Not Stuff	TP1802	1	CPU D2 TP	M3
Do Not Stuff	TP1803	1	CPU D3 TP	M4
Do Not Stuff	TP1804	1	CPU D4 TP	M1
Do Not Stuff	TP1805	1	CPU D5 TP	M2
Do Not Stuff	TP1806	1	CPU D6 TP	M1

RCIN#:
 Frequency to Avoid: 33 Mhz




GPU	[76] PEG_CLK_CPU#	D42	CLKOUT_PCIE_N0	SKYLAKE
	[75] PEG_CLK_CPU	C42	CLKOUT_PCIE_P0	SKYLAKE
	[78] CLKREQ_PEG#0	A110	GPP_B5/SRCCLKREQ#0	SKYLAKE
WLAN	[81] PEG_CLK1_CPU#	B42	CLKOUT_PCIE_N1	SKYLAKE
	[81] PEG_CLK1_CPU	A112	CLKOUT_PCIE_P1	SKYLAKE
	[81] CLKREQ_PCIE#1	A117	GPP_B6/SRCCLKREQ#1	SKYLAKE
LAN	[31] PEG_CLK2_CPU#	D41	CLKOUT_PCIE_N2	SKYLAKE
	[31] PEG_CLK2_CPU	C41	CLKOUT_PCIE_P2	SKYLAKE
	[31] CLKREQ_PCIE#2	A114	GPP_B7/SRCCLKREQ#2	SKYLAKE
		D40	CLKOUT_PCIE_N3	SKYLAKE
		C40	CLKOUT_PCIE_P3	SKYLAKE
		A110	GPP_B8/SRCCLKREQ#3	SKYLAKE
		X40	CLKREQ_PCIE#3	SKYLAKE
		A110	CLKREQ_PCIE#4	SKYLAKE
		X40	CLKREQ_PCIE#4	SKYLAKE
		A110	CLKREQ_PCIE#5	SKYLAKE
		X40	CLKREQ_PCIE#5	SKYLAKE














PLACE WITHIN 1.1 INCH OF PCH (#543016) Optional, can be left as OPEN/No-Connect.



071.SKYLA.000U



071.SKYLA.000U




Layout: Place at the open door area.



Wistron Corporation
 21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsueh,
 Taipei Hsien 221, Taiwan, R.O.C.

Main Func = PCH



PCH strap pin:




Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default * High = Enable

The internal pull-down is disabled after PLTRST# deasserts



PCH strap pin:

NO REBOOT	
HDA_SPKR	* Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts




Main Func = PCH



PCH strap pin:

No Reboot	Sampled at rising edge of PCH_PWROK
GSP0_MOSI / GPP_B18	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



The signal has a weak internal pull-down.







PCH strap pin:

No Reboot	Sampled at rising edge of PCH_PWROK
GSP0_MOSI / GPP_B18	0 = Disable "No Reboot" mode. 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

The signal has a weak internal pull-down.




Intel has removed EHCI controller from BDW and proposed to use UART interface for Win7 debug.



(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.



(PDG#543016) If the UART/GPIO functionality is also not used, the signals can be left as no-connect.



(PDG#543016) If the UART/GPIO functionality is also not used, the signals can be left as no-connect.

BIOS strap pin:

PROJECT Strap pin	PROJECT_ID2	PROJECT_ID1
Irs2	X	0
LOVE LAND	X	1
Tulip	X	X

BIOS strap pin:

BIOS UMA/DIS Strap pin	BOARD_ID2
UMA	0
DIS	1



BIOS strap pin:

BIOS UMA/DIS Strap pin	BOARD_ID3
MESO	0
EXO	1


BIOS strap pin:

BIOS UMA/DIS Strap pin	BOARD_ID3
MESO	0
EXO	1




BIOS strap pin:

BIOS VRAM Size Strap pin	VRAM_ID2	VRAM_ID1
1G	0	0
2G	0	1
4G	1	0




Voltage Supply	Area	PCH Pins sharing power rail	Value	Size	Quantity	Placement type (E) / (Edge)	Place capacitor(s) near ball(s)	
V1.0A	VccPRIM	AB19, AB20, P18	1 uF	0402	1	E (<10 mm)	AB19 (Note 1)	
	VccMPHYAON	K17, L1	1 uF	0402	1	E (<3 mm)	K17	
	VccMPHYGT	N15, N16, N17, P15, P16	1 uF	0805	1	E (<10 mm)	N15 (Note 1)	
	VccAMPHYLL	K15, L15	1 uF	0402	1	E (<3 mm)	K15 (Note 1)	
	VccAPLL	V15	-	-	-	-	-	
	VccPRIM	AB17, Y18	-	-	-	-	-	
	VccSRAM	AF20, AF21, T19, T20	1 uF	0402	1	E (<10 mm)	AF20 (Note 1)	
	VccAPLLEBB	N18	1 uF	0402	1	E (<3 mm)	N18	
	VccPRIM	T1	-	-	-	-	-	
	VccCLK1	A14	-	-	-	-	-	
V1.0A / V0.85A	VccPRIM_Core	AF18, AF19, V20, V21	1 uF	0402	1	E (<10 mm)	AF18 (Note 1)	
	VccPRIM	AK20	-	-	-	-	-	
	V3.3A	VccPRIM	V19, AJ21	1 uF	0402	1	E (<3 mm)	V19 (Note 1)
		VccRTCPRIM	AK17	1 uF	0402	1	E (<3 mm)	AK17
		VccPGPPB	AG15	1 uF	0402	1	E (<3 mm)	AG15 (Note 1)
		VccPGPPC	Y16	1 uF	0402	1	E (<10 mm)	Y16 (Note 1)
V3.3A / V1.5A / V1.8A	VccGPPE	T16	1 uF	0402	1	E (<10 mm)	T16 (Note 1)	
	VccHDA	AJ19	1 uF	0402	1	E (<10 mm)	AJ19 (Note 1)	
V3.3A / V1.8A	VccSPI	AJ16	-	-	-	-	-	
	VccGPPA	AK15	-	-	-	-	-	
	VccGPPD	Y15	-	-	-	-	-	
	VccGPPG	AD15	-	-	-	-	-	
V3.3DSW (3.3V)	VccDSW	AD17, AD18, AJ17	-	-	-	-		
V3.3RTC (3.3V)	VccRTC	AK19, BB14	1 uF	0402	1	E (<3 mm)	AK19	
			0.1 uF	0402	1	-	-	
V1.8A	VccGPPF	AF16	-	-	-	-	-	
	VccATS	AA1	1 uF	0402	1	E (<10 mm)	AA1	

Main Func = PCH




SKL MOW 2014WW52 requirement


Iris SKL UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;">CPU (RSVD)</p>	
Size A4	Document Number Iris2 SKL-U	Rev A00	
Date: Tuesday, May 26, 2015		Sheet 22 of 105	


Main Func = PCH



071.SKYLA.000U



071.SKYLA.000U



[#543016 Rev0.9]

071.SKYLA.000U

Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	Corner BB1
AV71	NCTFVSS	Test Point (TP)	
BA1	NCTFVSS	Test Point (TP)	Corner A1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A71
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	Corner A71
A70	NCTFVSS	Test Point (TP)	
A67	NCTFVSS	Test Point (TP)	Corner A71
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	Corner A71

Iris SKL UMA


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size: A3 | Document Number: **Iris2 SKL-U** | Rev: **A00**

Date: Tuesday, May 26, 2015 | Sheet: 23 of 105

Main Func = Audio



Power requirement:
 DVDD must >= DVDD IO

+3.3V	1.8V	DVDD	+3.3V	1.8V	DVDD IO	Result
3.3V+/-10%	3.3V+/-10%		3.3V+/-10%	1.8V+/-5%		support
3.3V+/-10%	1.8V+/-5%		3.3V+/-10%	1.5V+/-5%		support
1.8V+/-5%	1.8V+/-5%		3.3V+/-10%	1.5V+/-5%		support
1.8V+/-5%	1.5V+/-5%		3.3V+/-10%	1.5V+/-5%		support
1.8V+/-5%	1.5V+/-5%		3.3V+/-10%	3.3V+/-10%		Not support

WU SKL UMA


DELL Wistron Corporation
2/F, No. 56, L. Road, Ta Hsiang Rd., Hsinchu,
Taipei 300, Taiwan, R.O.C.

Doc: **(Reserved)**
Rev: A1 Document Number: **Iris2 SKL-U** Rev: A00
Date: **September, 2011** Sheet: 28 of 100

Main Func = Audio

Layout Note:



Speaker trace width >40mil @ 2W4ohm speaker power



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-

2015/09/08 modify (EMI suggest)

Universal Jack (Moved to I/O Board)



Iris SKL UMA

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio IO**

Size A3	Document Number	Rev
Date: Wednesday, September 09, 2015	Iris2 SKL-U	A00
	Sheet 29 of 105	

Main Func = Audio

(Blanking)

Iris SKL UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A4

Document Number

Iris2 SKL-U


Rev

A00







Date: Tuesday, May 26, 2015

Sheet 30 of 105

LAN CHIP (10/100/1000M & 10/100M co-lay)




RTL8111G08-CG	RTL8111G-DGT	RTL8106E03-CG	RTL8106E-CG
71.08111.W03	71.08111.U03	71.08106.O03	071.08106.0003
SWR mode	LDO mode	SWR mode	LDO mode
10/100/1000M	10/100/1000M	10/100M	10/100M




	BOM Option	1.0V Source	Ra	Ch	Cc	Cd	Ce	La	Ci	Cj	Ck	Cl	Cg
RTL8111G-CGT (71.08111.U03)	8111G	LDO	O	O	O	O	O	X	X	X	X	X	X
RTL8111GUS-CG (71.08111.W03) / RTL8106EUS-CG (71.08106.003)	LAN_SW	SWR	X	X	O	O	O	O	O	O	O	O	X
RTL8106E-CG (071.08106.0003)	8106E	LDO	X	X	X	X	X	X	X	X	X	X	O

LAN Transformer (10/100/1000M & 10/100M co-lay)






Layout note:
30 mil spacing between MDI differential pairs.



Follow Reference Schematic 0.01uF-0.4uF



Layout note:
30 mil spacing between MDI differential pairs.



Card Reader IC (USB 2.0)




Card Reader Power SW (CPU Only)

Remove 2014/12/23

Co-lay from CPU and Card Reader IC

Remove 2014/12/23



Main Func = USB3.0 Port1

(Blanking)





Iris SKL UMA

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title
(Reserved)

Size A4	Document Number Iris2 SKL-U	Rev A00
------------	---------------------------------------	-------------------

Main Func = USB3.0 Port1
 Main Func = USB2.0 Port2
 Main Func = USB2.0 Port3



Iris SKL UMA

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB switch**









Size	Document Number	Rev
	Iris2 SKL-U	A00

Date: Wednesday, September 09, 2015 Sheet 35 of 105


Main Func = USB3.0 Port1

USB2.0 Port2 and USB2.0 Port3 are on IOBD

USB3.0 Port1




USB2 (USB2.0) CMC




A00 modify 2015/06/05
 Layout Note:
 Close to CON1

USB3 (USB2.0) CMC



A00 modify 2015/06/05
 Layout Note:
 Close to CON1

USB ESD Diode



Do Not Stuff
 Layout Note:
 Close to CON1

Main Func = USB3.0 Port1

(Blanking)

Iris SKL UMA

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title
(Reserved)

Size A4	Document Number Iris2 SKL-U	Rev A00
------------	---------------------------------------	-------------------

Main Func = USB3.0 Port1

(Blanking)

Iris SKL UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Iris2 SKL-U



Rev

A00

Date: Tuesday, May 26, 2015

Sheet 39 of 105

Main Func = Power Plane & Sequence






Iris SKL UMA



Title		
Connected_Standby(1/2)+DS3		
Size	Document Number	Rev
A4	Iris2 SKL-U	A00
Date:	Wednesday, September 09, 2015	Sheet 41 of 105

Main Func = DIMM1
 Main Func = DIMM2


VREF CIRCUITRY






Main Func = ADT Input

Pin Definition: TBD


Layout Note:
PSID Layout width > 25mil



Main Func = M-BAT Input



Main Func = 3D3V_5V



Design Current=3.5A
5.25A<OCP>6.3A

Design Current=6.85A
10.275A<OCP>12.33A



2rd = 074.06576.0043

Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cynotec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
 O/P cap:CHIP CAP EL 220U 6.3V M6.3*4.4 /Chem1-con/ 18mOhm / 79.22710.3KL
 H/S: SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
 L/S: SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037


I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP CHOKE 2.2U PCMC063T-2R2MN 18mohm/20mohm Isat =14Arms 68.2R210.20B
 O/P cap:CHIP CAP EL 220U 6.3V M6.3*4.4 /Chem1-con/ 18mOhm / 79.22710.3KL
 H/S: SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
 L/S: SIS780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037







File SKL UMA

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.
Title			NCP81210MN_CPU_VCCGTUS
Size	Document Number	Rev	
A2	Iris2 SKL-U	A00	
Date:	Tuesday, May 28, 2015	Sheet	49 of 106

Main Func = CPU_CORE



Main Func = 1D0V



[#543016] VCCPrim_Core must ramp equal to or before VccPrim_lp0 supply

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP CHOKE 2.2U PCMC063T-2R2MN 18~20mohm Isat =14Arms 68.2R210.20B
 O/P cap: CHIP CAP EL 330U 2.5V M6.3*4.4 3.5Arms Chemi-con/ 79.3371V.6CL
 H/S:SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
 L/S:SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037


Iris SKL UMA

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **DCDC-V1D00A**

Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Wednesday, September 09, 2015	Sheet 53 of 105	







S-1339D15-M5001 for 1D5V_S0



APL5930 for 1D8V_S5



Main Func = HDMI



HDMI / VGA CONN
 HDMI1 22.10296.981 / 22.10296.961/22.10296.A21

Iris SKL UMA

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	HDMI		Rev	A00
Size	A3	Document Number	Iris2 SKL-U	
Date:	Wednesday, September 09, 2015	Sheet	57	of 105

(Blanking)

Iris SKL UMA

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title **(Reserved)**

Size A3	Document Number Iris2 SKL-U	Rev A00
------------	---------------------------------------	-------------------

Date: Tuesday, May 26, 2015 Sheet 58 of 105

(Blanking)


Iris SKL UMA



Title		
(Reserved)		
Size	Document Number	Rev
A3	Iris2 SKL-U	A00
Date: Tuesday, May 26, 2015		
Sheet 59 of 105		

Main Func = HDD

SATA HDD Connector





CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	


Main Func = ODD

ODD Connector

SATA Zero Power ODD



74.02001.079 is OBS
Will use 74.06288.079
but 74.06288.079 is also OBS
we will use 074.06288.0079.



Iris SKL UMA


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SATA IF HDD/ODD**

Size A3 Document Number **Iris2 SKL-U** Rev **A00**

Date: Wednesday, September 09, 2015 Sheet 60 of 105

Main Func = WLAN




Note: pin 76 and pin 77 need contact to GND

A00 modify 2015/06/05

62.10043.K51

Support: Intel Dual Band Wireless-AC 3160



- Do Not Stuff AFTP5801 1 3D3V WLAN_S0
- Do Not Stuff AFTP5802 1 WLAN_CLKREQ_WLAN#
- Do Not Stuff AFTP5803 1 WLAN_DISABLE#1
- Do Not Stuff AFTP5804 1 BLUETOOTH_EN NGFF
- Do Not Stuff AFTP5805 1 PLT_RST# NGFF#
- Do Not Stuff AFTP5806 1 USB_CON PN7
- Do Not Stuff AFTP5807 1 USB_CON PP7

Iris SKL UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **NGFF WLAN CONN**

Size A3 Document Number **Iris2 SKL-U** Rev **A00**

Date: Wednesday, September 09, 2015 Sheet 61 of 105

(Blanking)

Iris SKL UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Iris2 SKL-U

Rev
A00

Date: Tuesday, May 26, 2015

Sheet 62 of

105

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

Iris SKL UMA




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **(Reserved)**


Size A4	Document Number Iris2 SKL-U	Rev A00
------------	---------------------------------------	-------------------

Main Func = Power BTN




Power button

Main Func = Battery LED











Main Func = HDD LED



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Board&Power Button**

Size A3	Document Number	Rev
Date: Wednesday, September 09, 2015	Iris2 SKL-U	A00
Sheet 64	of 105	



Pin number	Pin name
8	VDD
7	DAT (I2C)
6	CLK (I2C)
5	GND
4	ATTN
3	GPIO
2	DAT (PS2)
1	CLK (PS2)

Need to check if it is Active High or Active Low and check if there is PH on TPAD side.

TP side has pull high





Main Func = IO Connector

I/O Board Connector

USB2 (USB2.0)
USB3 (USB2.0)

Universal Jack



Pitch: 1mm
Power: 5 pins
GND: 4 pins
AGND: 2 Pins

USB_CON_PN1	1	AFTP6301	Do Not Stuff
USB_CON_PP1	1	AFTP6302	Do Not Stuff
USB_CON_PN2	1	AFTP6303	Do Not Stuff
USB_CON_PP2	1	AFTP6304	Do Not Stuff
RING2_R	1	AFTP6305	Do Not Stuff
AUD_PORTA_L_R_B	1	AFTP6306	Do Not Stuff
JACK_PLUG	1	AFTP6307	Do Not Stuff
AUD_PORTA_R_R_B	1	AFTP6309	Do Not Stuff
SLEEVE_R	1	AFTP6310	Do Not Stuff
USB20_VCCA	1	AFTP6311	Do Not Stuff
AUD_AGND	1	AFTP6313	Do Not Stuff
	1	AFTP6314	Do Not Stuff

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Iris SKL UMA


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **IO Board Connector**

Size A3	Document Number	Rev
	Iris2 SKL-U	A00
Date: Wednesday, September 09, 2015	Sheet 66	of 105


(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 67 of 105

(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 69 of 105

Main Func = Hall Sensor

(Blanking)

Iris SKL UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Iris2 SKL-U


Rev
A00


Date: Tuesday, May 26, 2015

Sheet 70 of 105

(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
RESERVED		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 71 of 105




Iris SKL UMA



Title		
USB3.0 PORT		
Size	Document Number	Rev
A3	Iris2 SKL-U	A00
Date: Tuesday, May 26, 2015		Sheet 72 of 105


(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 73 of 105


(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 74 of 105

(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 75 of 105

GFX & GPP, 85Ω
GFX & GPP CLK, 85Ω
GPU1A

1 OF 7

- [16] PEG_TX_GPU_P0
[16] PEG_TX_GPU_N0
- [16] PEG_TX_GPU_P1
[16] PEG_TX_GPU_N1
- [16] PEG_TX_GPU_P2
[16] PEG_TX_GPU_N2
- [16] PEG_TX_GPU_P3
[16] PEG_TX_GPU_N3







Table 3-5 PCI Express® Bus Interface

Pin Name	I/O	Description
PERSTb	I	Fundamental reset. 3.3-V tolerant pad. This signal must be asserted during any fundamental reset event, such as power up, warm boot, reset button pressed, CTL-ALT-DEL, Windows restart, or wake from D3.
PCIE_REFCLKP/N	I	PCI Express PLL differential reference clock (+/-). 100-MHz (± 300 ppm) input frequency; 0-V to 0.7-V single-ended swing.
PCIE_TX[7:0]P/N	O	PCI Express transmitter output data channel TX[7:0] (+/-). Differential serial data transmitted up to a 8.0-GT/s bit rate.
PCIE_RX[7:0]P/N	I	PCI Express receiver input data channel RX[7:0] (+/-). Differential serial data received up to a 8.0-GT/s bit rate.
PCIE_CALR_RX	I	Connect to PCIE_VDDC through a 1-kΩ (1% tolerance) resistor.
PCIE_CALR_TX	I	Connect to PCIE_VDDC through a 1.69-kΩ (1% tolerance) resistor.
CLKREQB	O	Reserved, do not connect on the PCB.





Iris SKL UMA


緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Signal GRP	Signal			
Clocks	CLK			
Address	ADD	BANK		
Command	RAS_L	CAS_L	WE_L	
Control	CKE	ODT	CS_L	
Data	Data	CHECK	DM	DQS


Please MVREF drivers and Caps close to ASIC

DDR3/GDDR3 Memory Stuff Option(JET/TOPAZ)



	GDDR5	GDDR3	DDR3
MVDDQ	1.5V	1D35V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R



Place all these componets very close to GPU (within 25mm) and keep all componets close to each other
This basic topology should be used for DRAM_RST for DDR3/GDDR5



Jet Setting







Iris SKL UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **078_GPU (3/5) VRAM I/F**

Size: Project Name: **<Project Name>** Rev: **5A**

Date: Wednesday, September 09, 2015 Sheet 78 of 105



Pre-PWROK METAL VID CODES

SVC	SVD	Output Voltage
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

AMD suggestion

1	0	0.9
---	---	-----







Table 8. Boot-VID Code

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

	SVID	PWR Sequencing
JET	R7919 R7920	PR8611 PC8607 / PR8612 PC8612



Note:
 C7501 and C7503 values determine CL value of the oscillation circuit.
 If Negative Resistance is too low, that may cause crystal resonator stop oscillation or not easy to oscillate.
 If Drive Level is too high, that may cause crystal resonator abnormal oscillation or damaged the main body of quartz.



PS_2[1] Reserved. AMD Suggests 0
 PS_2[2] Reserved. AMD Suggests 0
 PS_2[3] 0 = Disable the external BIOS ROM device.
 1 = Enable the external BIOS ROM device.
 PS_2[4] Reserved. AMD Suggests 1
 PS_2[5] Reserved. AMD Suggests 1

PS3: Vram setting for DVT1

Bit	5	4	3	2	1	
PS3	1	1	0	0	0	Samsung 1G
PS3	1	1	1	0	0	Micron 1G
PS3	1	1	0	0	1	Samsung 2G
PS3	1	1	0	1	1	Hynix 2G

Board Configure [5:1]

Bit	5	4	3	2	1	AGPIO66	AGPIO71
PS0	1	1	0	0	1	UMA 0	900M Hz 0
PS1	1	1	0	0	0	PX 1	1G 1
PS2	1	1	0	0	0		
PS3	1	1	1	0	0		

Board Configure [2:0]





	R7932	R7933	Brand	Size	Part Number	SDV Configure
0	0	0	NC	4750	Samsung (1G) 128M x 16 x 4pcs	SS K4W2G1646Q-BC1A 2Gb 900(1G) gDDR3(L)
0	1	0	4530	2000	Hynix (1G) 128M x 16 x 4pcs	SK H5TC2G63FFR-11C 2Gb 1Ghz gDDR3
1	0	0	4530	4990	Micron (1G) 128M x 16 x 4pcs	MIC MT41J128M16JT-093G-K 2Gb 1GhzgDDR3
0	0	1	8450	2000	Samsung (2G) 256M x 16 x 8pcs	SS K4W4G1646E-BC1A 4Gb 900(1G) Gddr3
0	1	1	6980	4990	Hynix (2G) 256M x 16 x 8pcs	SK H5TC4G63CFR-NOC 4Gb900MHz gDDR3
1	0	1	3240	5620	Micron (2G) 256M x 16 x 8pcs	MC MT41J256M16HA-093G:E 4Gb 900(1G) gDDR3


Resistor





- 4.75Kohm: PN/64.47515.6DL
- 8.45Kohm: PN/64.84515.6DL
- 2Kohm: PN/64.20015.6DL
- 4.53Kohm: PN/64.45315.6DL
- 6.98Kohm: PN/64.69815.6DL
- 4.99Kohm: PN/64.49915.6DL
- 3.24Kohm: PN/64.32415.6DL
- 3.4Kohm: PN/64.34015.6DL
- 5.62Kohm: PN/64.56215.6DL
- 10Kohm: PN/64.10025.6DL

Capacitor





- 680nF: PN/78.68421.5BL
- 82nF: PN/78.82321.2FL
- 10nF: PN/78.10324.10L















Frame Buffer Partition A-Lower Half







Frame Buffer Partition A-Lower Half



Note : Dual Rank need add

For DUAL RANK configuration, termination might be required based on simulation results the actual termination value should be OPTIMIZED by the simulation




Iris SKL UMA




Main Func = dGPU

Data Bits 63:32 RANK 1

Iris SKL UMA

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU-VRAM7,8 (4/4)					
Size	Document Number				Rev
A3	Iris2 SKL-U				A00
Date:	Tuesday, May 26, 2015	Sheet	84	of	105

AMD MESO




Main source: 84.03660.037

Main source: 84.03660.037

<p>Wistron Corporation 21F, 88, Sec. 1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.</p>		
File		
Size	Document Number	Rev
A2		A00
Date:	Wednesday, September 05, 2015	Sheet 85 of 105

Main Func = dGPU

3D3V_S0 to 3D3V_VGA_S0 Transfer




GPU PWR Sequencing
3D3V_VGAS0
 => 0D95V_VGA_S0/1D8V_VGA_S0
 => 1D35V_VGA_S0
 => VGA_CORE

All the ASIC supplies must reach their respective nominal voltages with **20ms** of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50mV/us.


It is recommended that the 3.3V rail ramp up first.

It is recommended that the 0.95V rail reach at least 90% of its normal value no later than 2ms from the start of VDDC ramping up.


dGPU Power Discharge Circuit




1D35V_VGA_S0



1D8V_VGA_S0



SYW232 for 0.95V_S5



$$V_o = 0.6 \times (1 + R1/R2) = 0.6 \times (1 + 59/100) = 0.954$$

(Blanking)


Iris SKL UMA




Title		Reserved	
Size	Document Number	Date	Rev
A3	Iris2 SKL-U	Tuesday, May 26, 2015	A00
Date: Tuesday, May 26, 2015		Sheet 87	of 105

(Blanking)

Iris SKL UMA


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	Iris2 SKL-U	A00
Date: Tuesday, May 26, 2015		Sheet 88 of 105

Main Func = UnusedParts



Main Func = EMICapacitors

Mind the voltage rating of the caps.



Iris SKL UMA

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**
 Size A3 Document Number: **Iris2 SKL-U** Rev: **A00**
 Date: Tuesday, September 08, 2015 Sheet 89 of 105

(Blanking)


Iris SKL UMA



Title		
Reserved		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		
Sheet 90 of 105		1

(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 91 of 105

SSID = Finger Print

Reserved

Iris SKL UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title ***Finger Print (Reserved)***

Size A4	Document Number <i>Iris2 SKL-U</i>	Rev <i>A00</i>
------------	--	--------------------------

Date: Tuesday, May 26, 2015 Sheet 92 of 102


(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 93 of 105


(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 94 of 105


(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 95 of 105


(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A3	Document Number Iris2 SKL-U	Rev A00
Date: Tuesday, May 26, 2015		Sheet 96 of 105

(Blanking)

Iris SKL UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
LVDS Switch		
Size	Document Number	Rev
A3	Iris2 SKL-U	A00
Date: Tuesday, May 26, 2015	Sheet 97 of	105


(Blanking)

Iris SKL UMA







Title		
CRT Switch		
Size	Document Number	Rev
A3	Iris2 SKL-U	A00
Date: Tuesday, May 26, 2015	Sheet 98 of	105


Layout Notes:
ROUTE WITH MINIMAL STUB WITH RESPECT TO CFG<0>



Layout Note:
ROUTE WITH MINIMAL STUB WITH RESPECT TO CFG<3>




CPU XDP



(#543016) Routing of this signal to CFG[0] is OPTIONAL.

EE Note:
Use Z2.00PAD_Q81 DUMMY PAD for MP.





PLACE THIS NEAR CPU XDP CONNECTOR



3D3V_S5




3D3V_S5




(#544669 Rev0.52) NC.

CLK Block Diagram





T B D



PCH SMBus Block Diagram



KBC SMBus Block Diagram



He SKL UMA

Thermal Block Diagram

Audio Block Diagram



Iris SKL UMA



Title			Thermal/Audio Block Diagram		
Size	Document Number	Rev			
Custom	Iris2 SKL-U	A00			
Date:	Tuesday, May 26, 2015	Sheet	105	of	105