

www.qdzbwx.com

Compal Confidential

C5V01 MB Schematic Document


LA-E892P

Rev: 1.A



2017.04.18

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	Cover Sheet
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Rev
				Custom	Document Number
				Date:	Wednesday, May 03, 2017
				Sheet	1 of 57

www.qdzbwx.com



Memory BUS
Dual Channel
1.2V DDR4 1866/2133



PCIe 3.0 x 4
8GT/s
port 1-4

page 31
PCIe 3.0 x4
8GT/s
Port 9-12

Flexible IO
Base-U PCIe2.0
Premium-U PCIe3.0


NGFF WLAN
USB2 port 5

PCIe 1.0
2.5GT/s
port 6
page 31

PCIe 1.0
2.5GT/s
port 5



SATA3.0
6.0 Gb/s
port 7
(SATA0)

SATA3.0
6.0 Gb/s
port 8
(SATA1)



SD conn.

RJ45 conn.



LPC/eSPI BUS
CLK=24MHz



15W
1356pin BGA
page 07~18



USBx8 48MHz

HD Audio 3.3V 24MHz

SPI



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams	
Size	Document Number	Date:		Rev	1.A
Custom	CSV01 M/B LA-E892P	Thursday, April 06, 2017		Sheet	2 of 57

Board ID Table for AD channel

Vcc	3.3V +/- 5%						
Ra	100K +/- 1%						
Board ID	Rb	V _{BID} min	V _{BID} typ	V _{BID} max	EC AD3	PCB Revision	
0	0	0 V	0 V	0.300 V	0x00 - 0x13	0.1 (EVT)	
1	12K +/- 1%	0.347 V	0.345 V	0.360 V	0x14 - 0x1E	1.0 (DVT)	
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25	1.A (PVT)	
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30	1.A (MP)	
4	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A	1.A (EA17PVT)	
5	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45	1.A (EA17MP)	
6	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54		
7	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64		

www.qdzbwx.com

BOM Structure Table

BOM Option Table	
Item	BOM Structure
Unpop	@
Connector	CONN@
Acer BYOC	BYOC@ / NBYOC@
CODEC(ALC255)	255@
EC Mode Select	LPC@ / ESPI@
For Intel CMC	CMC@
LAN Mode Select	SWR@ / LDO@
EMI requirement	EMI@ / @EMI@
ESD requirement	ESD@ / @ESD@
RF requirement	@RF@
CPU Selection	U42@/U22@
SkyLake or KabyLake	SKL@ / KBL@
TPM	TPM@
Finger Print	FP@/FPEMC@
UMA or DGPU	UMA@/VGA@
DGPU Serial Select	N16X@/N17S@

BOM Option Table	
Item	BOM Structure
MB Stage	EVT@/DVT@/PVT@/MP@
ODD Support	ODD@
G Sensor	BA@
For over 3 cell battery	3S@
C5V01, D5PR1	EA15@
D7W01	EA17@
D7W01 MB Stage	EA17PVT@/EA17MP@
N16SGTR or N17SG1	N16SGTR@ / N17SG1@
BOM Select	X76@
VRAM BOM Select	X7604@ ~ X7609@
Memory Select	X7601@ ~ X7603@
Memory Mode	SDP@ / DDP@
CPU Code	SR2UW@ QLDP@/QLDM@/QLDN@ QLYK@/QLYJ@/QLYH@ SR2ZW@/SR2ZU@/SR2ZV@ SR343@/SR342@/SR341@ QNSD@/QNSC@

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

Voltage Rails


Power Plane	Description	S0	S3	S4/S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+17.4V_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VCC_CORE	Processor IA Cores Power Rail	ON	OFF	OFF
+VCC_GT	Processor Graphics Power Rails	ON	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator .	ON	OFF	OFF
+1.0VALW_PRIM	+1.0V Always power rail	ON	ON	ON*1
+1.0V_VCCSTU	Sustain voltage for processor in Standby modes	ON	ON	OFF
+VCCIO	CPU IO power rail	ON	OFF	OFF
+1.0VS_VCCSTG	+1.0VALW_PRIM Gated version of VCCST	ON	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V Power Rail	ON	ON	OFF
+1.8VALW_PRIM	+1.8V Always power rail	ON	ON	ON*1
+1.8VS	System +1.8V power rail	ON	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON*1
+3VS	System +3V power rail	ON	OFF	OFF
+5VALW	+5V Always power rail	ON	ON	ON
+5VS	System +5V power rail	ON	OFF	OFF
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VS_1.0VSDGPU	+1.05VS power rail for N16X/ +1.0VS power rail for N17S	ON*2	OFF	OFF
+1.35VSDGPU	+1.35VS power rail for GPU	ON*2	OFF	OFF
+3VS_1.8VSDGPU_AON	+3VS power rail for N16X/ +1.8VS power rail for N17S(AON)	ON*2	OFF	OFF
+3VS_1.8VSDGPU_MAIN	+3VS power rail for N16X/ +1.8VS power rail for N17S(MAIN)	ON*2	OFF	OFF
+VGA_CORE	Core power for discrete GPU	ON*2	OFF	OFF


Note : ON*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.
ON*2 power plane is ON when DGPU turn on

43 level BOM table

43 Level	Description	BOM Structure
431A7EBOL07	SMT MB AE892 C5V01 N172G I36006 HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N17S@/N17SG1@/NBYOC@/SR2UW@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EBOL08	SMT MB AE892 C5V01 N172G I57200 1.4HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N17S@/N17SG1@/NBYOC@/SR22U@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EBOL10	SMT MB AE892 C5V01 N172G I77500 1.4HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N17S@/N17SG1@/NBYOC@/SR22V@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EBOL11	SMT MB AE892 C5V01 SGT2G I3-6006U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N16SGTR@/N16X@/NBYOC@/SR2UW@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EBOL15	SMT MB AE892 C5V01 SGT2G I77500 1.4HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N16SGTR@/N16X@/NBYOC@/SR22V@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EBOL16	SMT MB AE892 C5V01 SGT2G I3-7100U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N16SGTR@/N16X@/NBYOC@/SR343@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EBOL17	SMT MB AE892 C5V01 SGT2G I5-7200U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N16SGTR@/N16X@/NBYOC@/SR342@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EBOL18	SMT MB AE892 C5V01 SGT2G I7-7500U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N16SGTR@/N16X@/NBYOC@/SR341@/U22@/VGA@/X7601@/X7604@/X4E01@/EA15@
431A7EBOL19	SMT MB AE892 C5V01 N172G I3-7100U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N17S@/N17SG1@/NBYOC@/SR343@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EBOL20	SMT MB AE892 C5V01 N172G I5-7200U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N17S@/N17SG1@/NBYOC@/SR342@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@
431A7EBOL21	SMT MB AE892 C5V01 N172G I7-7500U HDMI	255@/3S@/CHG@/CMC@/MP@/KBL@/LDO@/LPC@/N17S@/N17SG1@/NBYOC@/SR341@/U22@/VGA@/X7601@/X7607@/X4E02@/EA15@

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	C5V01 M/B/LA-E892P	1.A
				Date:	Thursday, April 20, 2017	Sheet 3 of 57






Need check

I2C Address Table

BUS	Device	Address(7 bit)	Address(8bit)	
			Write	Read
I2C_0 (+3VS)	Reserved			
I2C_1 (+3VALW_PGPPC)	TM-P2969-001 (TP)	0x2C		
	SB8787-1200 (TP-ELAN)	0x15		
SOC_SMBCLK +3VS	SO-DIMM	0xA4		
	G-Sensor	0x30		
SOC_SML1CLK +3VALW_PRIM	VGA	0x9E		
	EC			
EC_SMB_CK1 +3VLP	BQ24735 (Charger IC)	0x12		
	BATTERY PACK	0x16		

PWR Sequence_SKL-U2+2_DDR3L_Value_NON CS




Security Classification	Compal Secret Data			Title			
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Compal Electronics, Inc.			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number		
				Customer	C5V01 M/B LA-E892P	Rev	1.A
				Date:	Thursday, April 06, 2017	Sheet	6 of 57



Functional Strap Definitions

#543016 PDG2.0 P.844


DDPB_CTRLDATA
DDPC_CTRLDATA
Display Port B/C Detected
NC =Port is not detected.
PU =Port is detected.



#543016 PDG2.0 P.225
COMPENSATION PU for eDP
Trace width=5 mils,Spacing=25mil,Max length=600mils





For Intel debug, place to CPU side.
#543016 PDG2.0 P.629



HDMI

HDMI DDC (Port B)

29 SOC_DP1_CTRL_CLK
29 SOC_DP1_CTRL_DATA



#543016 PDG2.0 P.873
PROC_POPIRCOMP/PCH_OPIRCOMP
PD 50ohm


#544669 CRB1.1 P.52
EDRAM_OPIO_RCOMP/EOPIO_RCOMP
PD 50ohm

Security Classification	Compal Secret Data	
Issued Date	2016/11/04	Deciphered Date
		2018/11/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


eDP

From HDMI

From eDP




#545659 PCH EDS1.51 P.131
SCI capability is available on all GPIOs, while NMI and SMI capability is available on only select GPIOs.
Below are the PCH GPIOs that can be routed to generate SMI# or NMI:
• GPP_B14 GPP_B20 GPP_B23
• GPP_C[23 : 22]
• GPP_D[4 : 0]
• GPP_E[8 : 0], GPP_E[16 : 13]





Title		
Compal Electronics, Inc.		
SKL-U(1/12)DDI,MSIC,XDP,EDP		
Size	Document Number	Rev
Custom	C5V01 M/B LA-E892P	1.A
Date:	Thursday, April 06, 2017	Sheet 7 of 57

Interleaved Memory

www.qdzbxw.com






#543016 PDG2.0 P.190
Trace width/Spacing >= 20mils
Place component near SODIMM



PCB Number	PVT 03/13	Skylake CPU Part Number
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_SKL_U3-6006U_2.0G SR2UW@ SA0000ACL30
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I5_1.4G QNSD@ SA0000AR010
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I7_1.8G QNSC@ SA0000AQZ10
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I5_1.4G QNSD@ SA0000AR010
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I7_1.8G QNSC@ SA0000AQZ10
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I5_1.4G QNSD@ SA0000AR010
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I7_1.8G QNSC@ SA0000AQZ10
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I5_1.4G QNSD@ SA0000AR010
PCB C5V01 LA-E892P LS-E891P/E892P DAZ20X00203 EA15@	PCB D7W01 LA-E892P LS-E892P/E893P DAZ24C00100 EA17@	UC1 CPU_KBL_U0_U42_I7_1.8G QNSC@ SA0000AQZ10

Intel DOC: 549352
3. RCOMP[0] value for SDP is 200+/-1% ohm, and for DDP is 121+/- 1% ohm

Security Classification	Compal Secret Data	Title
Issued Date	2016/11/04	Deciphered Date
2018/11/04		2018/11/04
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SKL-U(2/12)DDR4
Customer		CSV01 M/B LA-E892P
Date	Thursday, April 06, 2017	Sheet 8 of 57



SMLOALERT# / GPP_C5 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

eSPI or LPC

- * 0 = LPC is selected for EC --> For KB9022/9032 Use
- 1 = eSPI is selected for EC --> For KB9032 Only.


SMBALERT# / GPP_C2 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

TLS Confidentiality

- * 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality)
- 1 = Enable Intel ME Crypto (TLS) (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.

Security Classification	Compal Secret Data		2016/11/04		2018/11/04	
Issued Date	2016/11/04		Deciphered Date	2018/11/04		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Title SKL-U(3/12)SPI,ESPI,SMB,LPC			Size Document Number CSV01 M/BLA-E892P		Rev 1.A	
Date: Thursday, April 06, 2017			Sheet 9 of 57			

HDA for AUDIO






HDA_SDO / I2S_TXD0 (Internal Pull Down):
 (Sampled: Rising edge of PCH_PWROK)
Flash Descriptor Security Override
 0 = Enable security measures defined in the Flash Descriptor.
 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.




SPKR / GPP_B14 (Internal Pull Down):
 (Sampled: Rising edge of PCH_PWROK)

*** TOP Swap Override**
 0 = Disable TOP Swap mode.
 1 = Enable TOP Swap Mode.




Intel HD Audio link capabilities
 > Two SDI signals to support two external codecs.
 > Drivers variable frequency (5MHz to 24MHz) BCLK to support:
 -- SDO double pumped up to 48 Mb/s
 -- SDI's single pumped up to 24 Mb/s
 > Provides cadence for 44.1 kHz based sample rate output.
 > Support 1.5V, 1.8V, and 3.3V modes.



	DGPU_PRSN#
DIS, Optimus	0
UMA	1






Note for VCCST_PWRGD
 1. 1.0V tolerance
 2. PDG2.0 P.598 Figure43-5 note17: when failure events, VCCST_PWRGD and PCH_PWROK de-assert at the same time








#543016 PDG2.0 P.599
 PROC_PWRGD is used only for power sequence debug and is not required to be connected to anything on the platform



- DGPU [21 CLK_PCIE_N0
- GLAN [30 CLK_PCIE_N1
- WLAN [31 CLK_PCIE_N2
- M.2/SSD [31 CLK_PCIE_N3








PCH PLTRST Buffer



Security Classification	Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	SKL-U(S12)CLK,GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. Size Document Number Custom CSV01 M/B LA-E892P Date: Thursday, April 06, 2017 Sheet 11 of 57



Project ID	Project_ID1 GPP_D12	Project_ID0 GPP_D11
* C5V01/D5PR1	0	0
D7W01	0	1
Reserved	1	0
Reserved	1	1



Functional Strap Definitions


GSPI0_MOSI / GPP_B18 (Internal Pull Down):
(Rising edge of PCH_PWROK)
No Reboot

- *0 = Disable No Reboot mode. --> AAX05 Use
- 1 = Enable No Reboot mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GSPI1_MOSI / GPP_B22 (Internal Pull Down):
(Rising edge of PCH_PWROK)



Boot BIOS Strap Bit

- *0 = SPI Mode --> AAX05 Use
- 1 = LPC Mode



- ZZZ X7602@ Hynix4GB
- ZZZ X7603@ Micron4GB
- ZZZ X7601@ Samsung4GB

	RAM_ID3	RAM_ID2	*RAM_ID1	*RAM_ID0	PartNumber - Description
Hynix 4GB	0	0	0	0	SA0000A1H20 (S IC D4 512M16 H5AN8G6NFA-UHC FBGA ABO I)
Micron 4GB	0	0	0	1	SA00009V220 (S IC D4 512M16 MT40A512M16JY-083E:B ABO I)
Samsung 4GB	0	0	1	0	SA00009U420 (S IC D4 512M16 K4A8G16SWB-BCRC FBGA 96P ABO I)
No OnBoard Memory	1	1	1	1	No On Board Memory



PCH-LP Details

Flex I/O Lane #	PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3			
	5	6	7	8	9	10	11	12	13	14	15	16
1x4												
2x2	RP1	RP3			RP5				RP7	RP9	RP11	
3x2+2x2	RP1	RP3	RP4		RP5	RP7			RP9	RP11	RP12	
4x1	RP1	RP3	RP4		RP5	RP7	RP8		RP9	RP10	RP11	RP12
1x4	RP1	RP3			RP5				RP7	RP9		
2x2	RP1	RP3			RP5	RP7			RP9	RP11		
3x2+2x2	RP1	RP3	RP4		RP5	RP7	RP8		RP9	RP11	RP12	
4x1	RP1	RP3	RP4		RP5	RP7	RP8		RP9	RP10	RP11	RP12


GPIO	DEVICE CONTROL
USB_OC0#	USB2 Port 1
USB_OC1#	NA
USB_OC2#	NA
USB_OC3#	NA
DEVSLP0	NA
DEVSLP1	NA
DEVSLP2	NA
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	NA

DEVSLP[2:0] Implementation
 DEVSLP is a host-controlled hardware signal which enables a SATA host and device to enter an ultra-low interface power state, including the possibility to completely power down host and device PHYs.
 The processor provides three SATA DEVSLP signals, DEVSLP[2:0] for SKL-U.
 • When high DEVSLP requests the SATA device to enter into the DEVSLP power state
 • When low DEVSLP requests the SATA device to exit from the DEVSLP power state and transition to active state.




SATA General Purpose (SATAGP[2:0]) Signals
 • The processor provides three SATA general purpose input signals SATAGP[2:0] for SKL-U. These signals can be configured as interlock switch inputs corresponding to a given SATA port.
 • When used as an interlock switch status indicator, the signal should be driven to 0 to indicate that the switch is closed and to a 1 to indicate that the switch is open.
 If mechanical presence switches will not be used on the platform SATAGP[2:0] signals can be configured as GPP_E[2:0] GPIOs signals.

Security Classification	Compal Secret Data		Title
	Issued Date	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title: SKL-U(7/12)PCIe,USB,SATA Size: Document Number Customer: CSV01 M/B LA-E892P Date: Tuesday, April 18, 2017
8 OF 20 SKL-U_BGA1356			Rev: 1.A Sheet 13 of 57

+1.0VALW PRIM TO +1.0V_VCCSTU / +1.0VCCST




+1.0VALW PRIM TO +1.0VS_VCCSTG



#543016 PDG2.0 P.750
+1.35V_VDDQC : 1x 10uF




#543016 PDG2.0 P.750
+1.0V_VCCST : 1x 1uF




#543016 PDG2.0 P.750
+1.0V_VCCSFR : 1x 1uF

Reference GND as possible.




#543016 PDG2.0 P.750
+1.35V_VCCSFR_OC : 1x 1uF




#543016 PDG2.0 P.750
+1.0V_VCCSTG : 1x 1uF (Placeholder)

www.qdzbwx.com









#543016 PDG2.0 P.750
+VCCIO : 4x 1uF 0402



#543016 PDG2.0 P.750
+1.35V_VDDQ_CPU :
4x 10uF 0402
3x 22uF 0603

Security Classification	Compal Secret Data		Title			
Issued Date	2016/11/04	Deciphered Date	2018/11/04	SKL-U(8/12)Power		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	C5V01 M/B LA-E892P	1.A
Date: Thursday, April 06, 2017				Sheet 14 of 57		




#543016 PDG2.0 P.470
VCCRTC does not exceed 3.2 V.

Power Rail	Voltage
+CHGRTC	3.383V(MAX)
BAT54C(VF)	240 mV
+RTCVCC	3.143V




Result : Pass

RTC Battery




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
				SKL-U(9/12)Power
				Size Document Number
				C5V01 M/B LA-E892P
				Rev 1.A
				Date: Thursday, April 06, 2017
				Sheet 15 of 57

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Processor Power Rails

Power Rail	Description	Control
VCC	Processor IA Cores Power Rail	SVID
VCCGT	Processor Graphics Power Rails	SVID
VCCGTX	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
VCCSA	System Agent Power Rail	SVID/Fixed (SKU dependent)
VCCID	ID Power Rail	Fixed
VCCST	Sustain Power Rail	Fixed
VCCPLL	Processor PLLs power rail	Fixed
VDDQ	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
VCCOPC	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VCCOPC_1P8	Processor OPC power rail (available only in SKU's with OPC)	Fixed
VCCEOPIO	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



Security Classification		Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.A
				Date:	Thursday, April 06, 2017
				Sheet	17 of 57


Title	
SKL-U(11/12)GND	
Document Number	CSV01 M/B LA-E892P
Date:	Thursday, April 06, 2017
Sheet	17 of 57




14MOW52, Connect U11, U12 to 1.8V for Cannonlake-U PCH compatibility

For 2+3e Solution
PM_ZVM# Zero Voltage Mode: Control Signal to OPC VR, when low OPC VR output is 0V.
PM_MSM# Minimum Speed Mode: Control signal to VccEPIO VR (connected only in 2 VR solution on OPQ).


#544669 CRB1.1 P.54
#544924 SKL EDS1.2 P.125
PROC_SELECT#
This pin is for compatibility with future platforms. It should be unconnected for the processor.




Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port at attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




Security Classification		Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	SKL-U(12/12)RSVD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	C5V01 M/B LA-E892P
				Date:	Thursday, April 06, 2017
				Sheet	18 of 57




DDR4 mapping	SDP	DDP
E9	VSS	UZQ
M9	VSS	BG1
T7	NC	VSS
RCOMP[0] (SOC side)	200_1%	121_1%



Follow MA51
SGA0009S00
330U 2V H1.9
5mohm POLY




TERMINATION




Page 12

RAM_ID3	RAM_ID2	*RAM_ID1	*RAM_ID0	PartNumber - Description
0	0	0	0	SA000041H20 (S IC D4 512M16 HSANBG6NAFR-UHC FBGA ABO1)
0	0	0	1	SA00009V220 (S IC D4 512M16 MT40A512M16G1-083E B ABO1)
0	0	1	0	SA00009U420 (S IC D4 512M16 KA8B165WB-BRC FBGA 96P ABO I)
0	0	1	1	No Onboard Memory


Standard Type
2-3A to 1 DIMMs/channel





Layout Note:
Place near JDIMM2




Layout Note:
Place near JDIMM1.257,259




Layout Note:
Place near JDIMM2.255




FOX_AS0A821-H4SB-7H
CONN@
SP07001GA00



Place near to SO-DIMM connector.




Layout Note:
Place near JDIMM1.258



Security Classification	Compal Secret Data	
Issued Date	2016/11/04	Deciphered Date
		2018/11/04

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
DDR4 DIMMB		
Title	Document Number	Rev
	C5V01 M/B LA-E892P	1.A
Date:	Thursday, April 06, 2017	Sheet 20 of 57



N16 GPU		
GPIO	I/O	USAGE
GPIO0	O	GC6_FB_EN
GPIO1	O	MEM_VDD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BLEN
GPIO5	O	3VS_MAIN_EN
GPIO6	I	GPU_EVENT#_1
GPIO7	O	3D_Vision
GPIO8	I	3VS_PEX_RST_MON#
GPIO9	IO	THERM_ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VDD
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16	I	FRAME_LOCK#
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20	Reserved	
GPIO21	O	GPU_PEX_RST_HOLD#
GPIO22	Reserved	
GPIO23	Reserved	

N17 GPU		
GPIO	I/O	USAGE
GPIO0	O	PWM_VDD
GPIO1	O	GC6_FB_EN
GPIO2	I	GPU_EVENT#
GPIO3	IO	NVDDDS_PWM
GPIO4	O	1V8_MAIN_EN
GPIO5	I	FRAME_LOCK#
GPIO6	O	PSI
GPIO7	O	LCD_BL_PWM
GPIO8	O	MEM_VDD_CTL
GPIO9	IO	THERM_ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	LCD_VDD
GPIO12	I	PWR_LEVEL
GPIO13	O	LCD_BLEN
GPIO14	I	HPD_IFPA
GPIO15	I	HPD_IFPB
GPIO16	Reserved	
GPIO17	I	HPD_IFPD
GPIO18	I	HPD_IFPE
GPIO19	O	3D_Vision
GPIO20	Reserved	
GPIO21	Reserved (OC_WARN)	
GPIO22	Reserved	
GPIO23	Reserved	

DA-08329-001_V02
Table 8. Other PLLs Power Decoupling and Filtering


GPU	Type	Footprint	Population	Location	
PLL_VDD (N17, XS_PLLVDD) Supply Rail					
G82C-64	0.1 uF	X7R	0402	2	Under GPU
G82C-64	22 uF	X5R	0805	1	Near GPU
Bead Type					
L3-30 0	0402	1	0	Near GPU	
ESR<0.05 0					
SP_PLLVDD and VID_PLLVDD Combined Supply Rails					
G82C-64	0.1 uF	X7R	0402	2	Under GPU
G82C-64	10 uF	X5R	0803	1	Near GPU
G82C-64	47 uF	X5R	0805	1	Near GPU
Bead Type					
L3-100 0	0603	1	0	Near GPU	
ESR<0.2 0					

Table 15-8. I2CS Slave Address

SMBUS_ALT_ADDR	Description
0	0x9E (Default)
1	0x9C (Multi-GPU usage)




10.2.2 I2CS Slave Address

N16 GPUs use I2CS slave address 0x96 for NVIDIA internal testing. I2C address 0x96 must not be used by other I2C devices on the same bus as the GPU to avoid address conflict. The SMB_ALT_ADDR strap does not affect this 0x96 address. Refer to Chapter





VRAM Interface

- 26 MDA[15..0]
- 26 MDA[31..16]
- 27 MDA[47..32]
- 27 MDA[63..48]



www.qdzbwx.com




DA-08329-001 V01
Table 5. Frame Buffer PLLs Decoupling and Filtering

GPU	Capacitor Type	Population		
		Footprint	N16	N17
FB PLL Supply Rail for GDDR5				
GB2B-64	0.1 μF X7R	0402	2	4
GB2C-64	22 μF X6S	0805	1	1
			Bead Type	
	30 Ω (ESR=0.010 Ω)	0603	1	1

NV 15x DG-06803-V03 NV 16x DG-07158-V04

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	FBX_PLL_AVDD	0.1 μF X7R	0402	2	Under GPU
	FB_DLL_AVDD and FB_DLL_AVDD Combined	22 μF X5R	0805	1	Near GPU
		Bead Type			
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU

Security Classification	Compal Secret Data	
Issued Date	2016/11/04	Deciphered Date
Deciphered Date	2018/11/04	Issued Date




LVDS/TMDS

GENERAL

TEST

SERIAL

VGA Power Sequence (N16X)



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

NV 17S DG-07785-001_V07




Figure 7.6 Example of Power-Down Sequencing Order.

NV 16x DG-07158-V05

Table 3-4. GPU Core Sensing Line Routing Constrains

Constraint Parameter	Requirement
Single-ended impedance	25 Ω ± 10%
Differential Trace Impedance	50 Ω ± 15%
Reference Plane	GND Reference
Routing Type	Stripline ¹ or Microstrip
Dielectric spacing	Stripline: ≥ 3.0x dielectric Microstrip: ≥ 4.0x dielectric
Intrapair skew	≤ 5 ps
Via stub	
Trace length	GPU to R ₁ /R ₂ ≥ 250 mm (9842.5 mil) R ₁ /R ₂ to VR ≤ 50 mm (1968.5 mil)

Note: 1. Stripline is recommended to minimize EMI. Do not route over any voids.


Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Security Classification	Compal Secret Data	
Issued Date	2016/11/04	Deciphered Date
		2018/11/04

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

MULTI LEVEL STRAPS



Multi strap table

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	strap5	ROM_SI	ROM_SO	ROM_SCLK
N16S-GTR	+1.35V			2.5GHz	128Mx32x2 1G	0x7 (SA00009TT30) Samsung K4G41325FE-HC28							PD 45.3K		
						0x6 (SA000085V7D) Hynix H5GC4H24AJR-T2C						PD 34.8K			
						0x3 (SA00007D880) Samsung K4G41325FC-HC03						PD 20K			
						0x4 () Micron	PU 49.9K	NC	NC	NC	NC	NC	PD 24.9K	PD 4.99K	PD 4.99K
						0x0 (SA000094R30) Samsung K4G80325FB-HC03							PD 4.99K		
						0x5(SA00009ZG20) Hynix H5GC8H24MJR-T2C							PD 30.1K		
			X76739BOL04		256Mx32x2 2G	0x1 (SA000096K30) Micron MT51J256M32HF-60A						PD 10K			

Decive ID : N16S-GTR 0x134D

Multi strap table

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	strap5	ROM_SI	ROM_SO	ROM_SCLK					
N17S-G1	+1.35V			3.0GHz	128Mx32x2 1G	0x7 (SA00009TT30) Samsung K4G41325FE-HC28	PU 100K	PU 100K	PU 100K											
						0x6 (SA00008HQ10) Hynix H5GC4H24AJR-ROC	PD 100K	PU 100K	PU 100K											
						0x8 (SA00009E300) Micron EDW4032BAG-70-F-R	PU 100K	PD 100K	PD 100K											
						0x0 (SA000092D00) Samsung K4G80325FB-HC28	PD 100K	PD 100K	PD 100K											
						0x2 (SA00009U110) Hynix H5GC8H24MJR-70C	PD 100K	PU 100K	PD 100K											
			X76739BOL07		256Mx32x2 2G	0x1 (SA00009TY10) Micron MT51J256M32HF-70A	PU 100K	PD 100K	PD 100K											

Decive ID : N17S-G1-A1 0x1D10

DA-08329-001_V02

Table 8. Other PLLs Power Decoupling and Filtering

GPU	Type	Footprint	N16	N17	Location
PLLVD0 (N17-XS_PLLVD0) Supply Ref					
GR2B-64	0.1 µF	X7R	D402	1	1
GR2C-64	22 µF	X5R	D805	1	0
Bead Type					
			D402	1	0
5P_PLLVD0 and VID_PLLVD0 Combined Supply Ref					
GR2B-64	0.1 µF	X7R	D402	2	2
GR2C-64	10 µF	X5R	D805	1	0
	47 µF	X5R	D805	1	0
Bead Type					
			D402	1	0
NC (N17-GPCPLL_AVDD) Supply Ref					
GR2B-64	0.1 µF	X7R	D402	N/A	1
GR2C-64	4.7 µF	X5S	D805	N/A	1
	22 µF	X5S	D805	N/A	1
Bead Type					
			D402	N/A	1

DA-08329-001_V02

NV 16x DG-07158-V05

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64 DDR3	0.1µF X7R	0402	2	Under GPU
	1µF X7R	0603	2	Under GPU
	4.7µF X6S	0603	2	Under GPU
	10µF X5R	0805	1	Near GPU
	22µF X5R	0805	1	Near GPU

Table 4. Frame Buffer Core and IO Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
GB2B-64, GB2C-64	0.1µF X7R	0402	2	0	Under GPU
	1µF X7R	0603	2	8	Under GPU
	4.7µF X6S	0603	2	0	Under GPU
	10µF X6S	0603	0	2	Under GPU
	10µF X6S	0603	1	1	Near GPU
	22µF X6S	0603W	1	3	Near GPU

NV 16x DG-07158-V05

Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64	1.0µF X6S	0402	1	Under GPU
	4.7µF X6S	0603	1	Near GPU
	10µF X5R	0805	1	Midway between GPU and Power Supply
	22µF X5R	0805	1	Midway between GPU and Power Supply


NV 16x DG-07158-V05

Table 7-13. Default GPU Drive Calibration for Frame Buffer Interface

Memory/PKG	FBVDDQ	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
GDDR5/BGA-170	1.35V on 1.50V	40.2Ω	40.2Ω	60.4Ω

NV 16x DG-07158-V05

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	3V3_MAIN	0.1µF X6S	0402	2	Under GPU
GB4B-128		1µF X5R	0603	1	Near GPU
GB3-256		4.7µF X5R	0603	1	Near GPU
GB2B-64	3V3_AON	0.1µF X6S	0402	1	Under GPU
GB4B-128		1µF X5R	0603	1	Near GPU
GB3-256		4.7µF X5R	0603	1	Near GPU



DA-08329-001_V02

Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location	
N16 PEX_IOVDD (N17 PEX_DVDD) Supply Rail	1.0µF X6S	0402	1	1	Under GPU
GB2B-64, GB2C-64	4.7µF X6S	0603	0	1	Under GPU
	4.7µF X6S	0603	1	2	Near GPU
	10µF X6S	0805	0	2	Midway between GPU and Power Supply
	22µF X6S	0805	0	1	Midway between GPU and Power Supply
N16 PEX_IOVDDQ (N17 PEX_HVDD) Supply Rail	1.0µF X6S	0402	1	1	Under GPU
GB2B-64, GB2C-64	4.7µF X6S	0603	1	2	Near GPU
	10µF X6S	0805LP	1	2	Midway between GPU and Power Supply
	22µF X6S	0805LP	1	1	Midway between GPU and Power Supply

Table 7. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	Location	
PEX_PLLVDD Supply Rail	0.1µF X7R	0402	1	N/A	Under GPU
GB2B-64	1.0µF X5R	0603	1	N/A	Near GPU
	4.7µF X5R	0805	1	N/A	Near GPU
PEX_SVDD_3V3 Supply Rail	4.7µF X5R	0603	2	N/A	Near GPU
PEX_PLL_HVDD Supply Rail	0.1µF X7R	0402	1	1	Near GPU

DA-08329-001_V01

Table 9. VDD_AON and VDD_MAIN Decoupling

GPU	Capacitor Type	Footprint	Population	Location	
N16 3V3_MAIN (N17 VDD18) Supply Rail	0.1µF X7R	0402	2	2	Under GPU
GB2B-64, GB2C-64	1.0µF X5S	0603	1	1	Near GPU
	4.7µF X5S	0603	1	1	Near GPU
N16 3V3_AON (N17 VDD18) Supply Rail	0.1µF X7R	0402	1	1	Under GPU
GB2B-64, GB2C-64	1.0µF X5S	0603	1	1	Near GPU
	4.7µF X5S	0603	1	1	Near GPU

NV 16x DG-07158-V05

Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type	Footprint	Population	Location	
0.1µF	X7R	0402	1	Near GPU
4.7µF	X5R	0603	2	Near GPU


NV 16x DG-07158-V05

Table 3-17. PEX_PLLVDD Decoupling

Capacitor Type	Footprint	Population	Location	
0.1µF	X7R	0402	1	Under GPU
1.0µF	X5R	0603	1	Near GPU
4.7µF	X5R	0805	1	Near GPU

NV 16x DG-07158-V05
Table 3-6. NVVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64 / GB2-64	4.7 μF X6S	0603	10	10	Under GPU
	1 μF X6S	0402	4	4	Under GPU
	47 μF X5R	0805	1	1	Near GPU
	22 μF X5R	0805	1	1	Near GPU
	4.7 μF X5R	0805	5	5	Near GPU
	330 μF POS	7343	1	1	Near GPU



SP-08318-001_V03

Table 7. Output EDP-Continuous

	NVVDD	GPU FBIO	FB Total ^{1,2}	1.0V Total ¹	1.8V Total ²
	—	1.35V ⁴	1.35V ⁴	1.0V ⁴	1.8V ⁴
Product	(A)	(A)	(A)	(A)	(A)
N175-G1	30.0	2.0	3.4	0.1	0.3

Table 8. Output EDP-Peak

	NVVDD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
	—	1.35V ³	1.35V ³	1.0V ³
Product	(A)	(A)	(A)	(A)
N175-G1	60.1	3.2	6.6	0.2

DA-08329-001_V01
Table 3. NVVDD and NVVDDs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population		
			N16	N17	Location
NVVDD Supply Net					
GB2B-64,	4.7 μF X6S	0603	10	8	Under GPU
GB2C-64	1 μF X6S	0402	4	3	Under GPU
	47 μF X5R	0805	1	1	Near GPU
	10 μF X7R	0805	—	4	Near GPU
	22 μF X5R	0805	1	3	Near GPU
	4.7 μF X5R	0805	1	4	Near GPU
	330 μF POS	7343	1	1	Near GPU
NVVDDs Supply Net					
GB2C-64 Only	4.7 μF X6S	0603	N/A	4	Under GPU
	1 μF X6S	0402	N/A	2	Under GPU
	10 μF X6S	0805	N/A	7	Near GPU
	22 μF X6S	0805LP	N/A	1	Near GPU
	330 μF POS	7343	N/A	1	Near GPU

DA-07750-000-V02

Table 6. EDP-Continuous³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²		3.3V Total	
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	19.0	2.0	—	4.2	0.80	0.06	—	—	—	—
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06	—	—	—
N165-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06	—	—	—
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06	—	—	—
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06	—	—	—

Table 7. EDP-Peak³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1	—	—
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1	—	—
N165-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1	—	—
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1	—	—
	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1	—	—

DA-07751-000-V02

Table 5. EDP-Continuous³

Product	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²		3.3V Total	
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR1	GDDR5 @ 2.0 GHz	18.5	—	2.9	—	4.2	0.8	0.06	—	—	—
	GDDR5 @ 2.5 GHz	18.5	—	2.0	—	4.7	0.8	0.06	—	—	—
	DDR3/L	19.0	1.4	1.4	2.4	2.3	0.8	0.06	—	—	—

Table 6. EDP-Peak³

Products	VRAM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N165-GMR1	GDDR5 @ 2.0 GHz	30.0	—	2.9	—	6.8	2.1	—	—
	GDDR5 @ 2.5 GHz	31.0	—	3.1	—	7.2	2.1	—	—
	DDR3/L	28.5	2.6	2.3	4.1	3.9	2.1	—	—

VRAM GDDR5 chips GDDR5 Mode H Mapping

Channel 0 BOT SIDE www.qdzbwx.com




	Address	DATA Bus
CMD0	0..31	32..63
CMD1	A3_BA3	
CMD2	A2_BA0	
CMD3	A4_BA2	
CMD4	A5_BA1	
CMD5	WE#	
CMD6	A7_A8	
CMD7	A6_A11	
CMD8	AB1#	
CMD9	A12_RFU	
CMD10	A0_A10	
CMD11	A1_A9	
CMD12	RAS#	
CMD13	RST#	
CMD14	CKE#	
CMD15	CAS#	
CMD16		CS#
CMD17		A3_BA3
CMD18		A2_BA0
CMD19		A4_BA2
CMD20		A5_BA1
CMD21		WE#
CMD22		A7_A8
CMD23		A6_A11
CMD24		AB1#
CMD25		A12_RFU
CMD26		A0_A10
CMD27		A1_A9
CMD28		RAS#
CMD29		RST#
CMD30		CKE#
CMD31		CAS#

X76 for N16X 2G VRAM

- 222 X7604@
- Samsung_256Mx32x2 X76739BOL04
- 222 X7605@
- Hynix_256Mx32x2 X76739BOL05
- 222 X7606@
- Micron_256Mx32x2 X76739BOL06

X76 for N17S 2G VRAM

- 222 X7607@ DVT 02/07
- Samsung_256Mx32x2 X76739BOL07
- 222 X7608@
- Hynix_256Mx32x2 X76739BOL08
- 222 X7609@
- Micron_256Mx32x2 X76739BOL09



DA8335 Cap Q'ty
22U x2
10U x 6
10U x 10
22U x 3 (unPOP)



N16X Cap Q'ty
10U x2
10U x 6
0.1U x 6

Security Classification	Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	2016/11/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D. CUSTOMER'S USE OF THIS SHEET IS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. N16X Lower Rank0 6/9 Size Document Number C5V01 M/B LA-E892P Date: Thursday, April 06, 2017 Sheet 26 of 57

VRAM GDDR5 chips GDDR5 Mode H Mapping









	DATA Bus
Address	0..31 32..63
CMD0	CS#
CMD1	A3_BA3
CMD2	A2_BA0
CMD3	A4_BA2
CMD4	A5_BA1
CMD5	WE#
CMD6	A7_A8
CMD7	A6_A11
CMD8	ABI#
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS#
CMD13	RST#
CMD14	CKE#
CMD15	CAS#
CMD16	CS#
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA2
CMD20	A5_BA1
CMD21	WE#
CMD22	A7_A8
CMD23	A6_A11
CMD24	ABI#
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS#
CMD29	RST#
CMD30	CKE#
CMD31	CAS#





D8,8335 Cap Q'ty
22U x2
10U x 6
1U x 10
22U x 3 (unPOP)




N16X Cap Q'ty
10U x2
1U x 8
0.1U x 6




LCD POWER CIRCUIT




Place closed to JEDP1




Touch Screen



Camera








LED PANEL Conn.









Touch Screen
For Camera


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<p>eDP Connector</p> <p>Size Custom Document Number C5V01 M/B IA-E892P Rev 1.A</p> <p>Date: Thursday, April 06, 2017 Sheet 28 of 57</p>	



Intel spec Ron/Cout : 3ohm/10pF.
SB000016K00, S TR PJT138KA 2N SOT363-6




HDMI connector










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN.	
Size	Document Number			Rev	1.A
Custom	C5V01 M/B LA-E892P			Date:	Thursday, April 06, 2017
				Sheet	29 of 57

LAN-RTL8411B






From EC
High active.
EN threshold voltage min:1.2V
typ:1.6V max:2.0V
Current limit threshold 1.5-2.8A
+3V_LAN Rising time must >0.5ms and <100ms

www.qdzbwx.com




LAN Connector







Using for Switch mode
The trace length from Lx to PIN48 (REGOUT) and from C to Lx must < 200mils.

11/27: P/N change to SH0000RT00 (S COIL 2.2UH +20% HPC252012NF-2R2M 1.3A)




SD Write protect inverter circuit



	Protect contact	Card contact
Write protect (Lock)	Open	Write Enable (Unlock)
Card Uninsert	Open	Open
Card insert	Open	Close

WITHOUT CARD	CARD INSERTED:LOCK	CARD INSERTED:UNLOCK
W/P GND	W/P GND	W/P GND
C/D VSS1 P3	C/D VSS1 P3	C/D VSS1 P3

Card Reader Connector



Security Classification	Compal Secret Data
Issued Date	2016/11/04
Deciphered Date	2018/11/04



Compal Electronics, Inc.
LAN RTL8411B

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Size	Document Number	Rev
Customer	C5V01/MB LA-E892P	1.A

NGFF WL+BT (KEY E)

74	GPIO	GPIO	75
72	GPIO	RESERVED/REFCLK1	73
70	UM2_Power_SBC(GPIO/Pcie/USB)	RESERVED/REFCLK1	71
68	UM2_Power_SBC(GPIO/Pcie/USB)	GPIO	69
66	UM2_Power_SBC(GPIO/Pcie/USB)	GPIO	67
64	RESERVED	RESERVED/PTIO1	65
62	RESERVED	GPIO	63
60	ALERT#(GPIO)	RESERVED/PTIO1	61
58	IOE_CLK(GPIO)	RESERVED/PTIO1	59
56	IOE_DATA(GPIO)	GPIO	57
54	RESERVED	RESERVED/PTIO1	55
52	RESERVED	CONFEQ(GPIO)	53
50	SUSCLK(GPIO)	GPIO	51
48	CLK_PCIE_N2	RESERVED	49
46	CLK_PCIE_P2	RESERVED	47
44	CLK_PCIE_N1	GPIO	45
42	CLK_PCIE_P1	GPIO	43
40	WLAN_PME#	GPIO	41
38	WLAN_PME#	GPIO	39
36	WLAN_PME#	GPIO	37
34	WLAN_PME#	GPIO	35
32	WLAN_PME#	GPIO	33
30	WLAN_PME#	GPIO	31
28	WLAN_PME#	GPIO	29
26	WLAN_PME#	GPIO	27
24	WLAN_PME#	GPIO	25
22	WLAN_PME#	GPIO	23
20	WLAN_PME#	GPIO	21
18	WLAN_PME#	GPIO	19
16	WLAN_PME#	GPIO	17
14	WLAN_PME#	GPIO	15
12	WLAN_PME#	GPIO	13
10	WLAN_PME#	GPIO	11
8	WLAN_PME#	GPIO	9
6	WLAN_PME#	GPIO	7
4	WLAN_PME#	GPIO	5
2	WLAN_PME#	GPIO	3





mSATA/SSD

PETp/SATA-A+	49
PETn/SATA-A-	47
GND	45
PERp/SATA-B-	43
PERn/SATA-B+	41

Port P and N follow SATA

Table 35-7. SATA / PCI Express® Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2/ SATA	PCI Express® Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ²




SSD_DET# (SATA_GP0)
SATA Device 0
PCI Device 1

Security Classification	2016/11/04	Compal Secret Data	2018/11/04	Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	M.2 Key E (WLAN)/Key M(SSD)
				Date	Thursday, April 06, 2017
				Sheet	31 of 57
				Rev	1A
				C5V01 M/B LA-E892P	


HD Audio Codec




Int. Speaker Conn.



Digital MIC




Headphone Out




www.qdzbwx.com

Security Classification	Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1A
Customer	CSV01 M/B LA-E892P			
Date:	Thursday, April 06, 2017	Sheet	32	of 57


G-Sensor reserved for BA serial



SATA ODD Conn. (Reserved)




SATA Re-Driver and cable HDD Conn.




PS8527C EQ and DE

A_EQ2	A_EQ1	EQ for channel loss	A_DE	De_Emphasis
L	M	2.4dB	* M	-3.5dB(Default)
* L	L	7.4dB	L	0dB
L	H	14.4dB	H	-6dB
M	M	12.2dB(default)		
M	L	9.4dB		
M	H	13.3dB		
H	M	6.2dB		
H	L	11.2dB		
H	H	5dB		




U6
EMMC32G-M525-A01
KINGSTON32G@
SA00009KE10



Check if need pop for 5.0

Level shift





Pad size 9 mils, BI trace width/space : 3.5/3.5 mils

Security Classification		Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EMMC STORAGE	
Size	Custom	Document Number	C5V01 M/B LA-E892P	Rev	1.A
Date:	Thursday, April 06, 2017	Sheet	34 of 57		







USB3.0 (Port 3)



USB3.0 (Port 4)



For ESD request




EC_TYPEC_EN	S0	S3	S5
AC Mode (Adapter In)	On	On	Off
DC Mode (Battery Only)	On	On ¹	Off

Note 1: Stop charge current when the battery capacity is below a specified percentage.
 Note: 2017 BIOS SPEC define DC mode 30% stop charge







Table 3. USB Type-C Current Advertisement

CHG	CHG_HI	CC CAPABILITY BROADCAST	CURRENT LIMIT (typ)	LOAD DETECT THRESHOLD (typ)
0	0	STD	1.7 A	NA
0	1	STD	1.7 A	NA
1	0	1.5 A	1.7 A	NA
1	1	3 A	3.4 A	1.95 A




Security Classification	Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.A
Document Number DC021702230				Title CC+USB TYPE C
Date: Thursday, April 06, 2017				Sheet 35 of 57

USB3.0 (Port 1)




USB Host Charger

CB	SELCDP	
0	X	DCP(Dedicated Charging Port) autodetect with mouse/keyboard wakeup
1	0	S0 charging with SDP(Standard Downstream Port) only
1	1	S0 charging with CDP(Charging Downstream Port) or SDP only











USB/B (USBx2, AUDIO, LEDx2)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
				USB Conn/USB B	
				Size	Document Number
				Customer	C5V01 M/B LA-E892P
				Date	Thursday, April 06, 2017
				Sheet	36 of 57
				Rev	1.A



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



For turn off internal LPC module of KB9032




For abnormal shutdown



Analog Board ID definition, Please see page 3.

Board ID	RB4 DVT@ 12K_0402_5% SD028120280	RB4 EA17PVT@ 27K_0402_1% SD034270280
Ra	RB4 PVT@ 15K_0402_1% SD034150280	RB4 EA17MP@ 33K_0402_1% SD034330280
Rb	RB4 MP@ 20K_0402_1% SD034200280	

CO-LAY with KB9032QA (SA00080J00)




Security Classification	Compal Secret Data
Issued Date	2016/11/04
Deciphered Date	2018/11/04


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
EC ENE KB9022		
Size	Document Number	Rev
Customer	C5V01 M/B LA-E892P	1.A
Date:	Thursday, April 20, 2017	Sheet 37 of 57


KB Conn.




KB BackLight



TPM




BADD	SELECTION
* 1	A Eh(write), AFh(read)




TP/B Conn.

www.qdzbwx.com






Finger Print

Power Souce Check
EGIS ETU801 +FP_VCC=5V
ELAN SA464K-2200 +FP_VCC=3.3V



Lid Switch

(Hall Effect Switch)




PIN	ETU801	SA464K-2200
1	+FP_VCC (5V)	+FP_VCC (3V)
2	USBP	D+
3	USBN	D-
4	GND	GND
5	NC	NC
6	NC	NC
7	NC	NC
8	NC	NC

Security Classification	Compal Secret Data	
Issued Date	2016/11/04	Deciphered Date
		2018/11/04


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	KB & TP & TPM & LID & FP		
Size	Document	Number	Rev
Custom	C5V01 M/B LA-E892P		1.A
Date:	Thursday, April 06, 2017	Sheet	38 of 57


FAN1 Conn




www.gdzbxw.com
Screw Hole




Reset Circuit



Reset Button



BI SW






Release : Battery Off
Push : Battery ON




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Rev
				C5V01 M/B LA-E892P 1.A
				Date: Thursday, April 06, 2017 Sheet 39 of 57

DC Interface


www.qdzbwx.com





For Power ON/Off Sequence





+3VS to +3VSDGPU_AON for GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
				Size	Document Number
Customer				C5V01 M/B LA-E892P	
Date				Thursday, April 06, 2017	
				Sheet 40 of 57	



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	PWR DCIN / Pre-charge
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.1
				Date:	Thursday, April 06, 2017
				Sheet	41 of 57





2016/11/16 update


For KB9022 sense 20mΩ	Active	Recovery
45W PR206 10K ohm	58.5W, 0.61V	Active=recovery
65W PR206 19.1K ohm	84.5W, 0.61V	Active=recovery
90W PR206 30.1K ohm	117W, 0.61V	Active=recovery
PH1	2V	1V

**PH1 under CPU botten side :
CPU thermal protection at 89 +-3 degree C
Recovery at 56 +-3 degree C**


2013/06/07
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.

VAL50/ZAL20 Battery is 3-cell NVDC design.
B+=9V
Change PR12=50k if Battery is 2-cell NVDC design
B+=6V





For 4S per cell 4.35V battery



Vin Detector

	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V

$V_{ILIM} = 20 * I_{LIM} * R_{sr}$
 $I_{LIM} = 3.3 * 100 / (100 + 316) / 20 / 0.01 = 3.966 A$

Security Classification		Compal Secret Data	
Issued Date	2016/11/04	Deciphered Date	2018/11/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
CHARGER			
Title	Common Circuit		Rev 0.1
Date: Thursday, April 06, 2017	Sheet	43 of	57

Module model information

RT6575D_DMOS_single_V1.mdd
RT6575D_DMOS_dual_V1.mdd

H/S Rds(on):typ:12.4mOhm, max:15.8mOhm
Idsm(TA=25)=13A, Idsm(TA=70)=7.8A
Ploss=0.42W


L/S Rds(on):typ:9.1mOhm, max:11.6mOhm
Idsm(TA=25)=15A, Idsm(TA=70)=9A
Ploss=0.14W

CHOKE:4.7uH, DCR 35mOhm
Ploss=1.77W


www.qdzbwx.com

Output capacitor ESR need follow below equation to make sure feed back loop stability
 $ESR=20mV \cdot L \cdot f_{sw} / 2V$

POK need pull high, it will pull high on Vs transfer circuit




5V-OCP=13.5A
3V-OCP=8.9A



Security Classification	Compal Secret Data	
Issued Date	2016/11/04	Deciphered Date
		2018/11/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

<p>Compal Electronics, Inc.</p> <p>PWR-3.3VALWP/5VALWP</p>		
Title	Document Number	Rev
	CSV01 M/B LA-E892P	0.1
Date:	Thursday, April 06, 2017	Sheet 44 of 57



Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.6Volt +/- 5%
TDC 0.7A
Peak Current 1A

$$V_{out} = 0.75V * (1 + R_{up}/R_{down}) = 0.75V * (1 + (6.19/10)) = 1.21V$$

$$V_{out} = 0.8V * (1 + (21.5/10)) = 2.52V$$

L/S Rds(on): 13mohm(Typ), 15.8mohm(Max)
0.8% Idsm: 12A@Ta=25C, 10.5A@Ta=70C

Choke: 7x7x3
Rdc=14mohm(Typ), 15mohm(Max)


Switching Frequency: 538kHz
Ipeak=7.5A
Iocp=Ipeak*1.2A
OVP: 110%-120%
VFB=0.75V, Vout=1.365V
MOSFET footprint: SIS412DN

Mode	Level	+0.6VSP	VTTREF_1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	RT8207P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	C5V01 M/B LA-E892P	0.1
				Date:	Thursday, April 06, 2017	Sheet

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702



The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC15

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

$$= 0.6 * (1 + (14/20))$$




$$V_{out} = 1.02V$$

Ipeak=9.5A
Imax=6.65A


Security Classification	Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VCCP Document Number C5V01 M/B LA-E892P Date: Thursday, April 06, 2017
Size	C	Sheet	46	of 57
Rev	0.1			

Current limit = 4.7A(min)


0.4%





Security Classification	Compal Secret Data		Title	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	SY8032
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Size C	Document Number	C5V01 M/BLA-E892P		Sheet 47 of 57
Date:	Thursday, April 06, 2017			




change PL9002, PL9003
SM01000C000 to comm
part SM01000P200



U122	VCC:	I _{max} =21A	I _{peak} =32A	I _{ocp} =40A
U142	VCC:	I _{max} =42A	I _{peak} =64A	I _{ocp} =70A
VCCGT:	I _{max} =18A	I _{peak} =31A	I _{ocp} =39A	
VCCSA:	I _{max} =4A	I _{peak} =5A	I _{ocp} =9.5A	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Train
Size	Document Number	Rev		0.1
C	C5V01 M/B LA-E892P	Date:		Thursday, April 06, 2017
			Sheet	49 of 57



SA
pop:
22uF_0603*9
1uF_0201*7
unpop:
22uF_0603*3


220uF*1
22uF*36
1uF*9
0.47uF*4
unpop:
22uF *8
1uF*1

2016/10/26
VCORE Output Capacitor:
U42
22uF_0603*39
1uF_0201*35
220uF *3
UNPOP
22_0603*3

2016/10/26
VCORE Output Capacitor:
U22
22uF_0603*33
1uF_0201*35
UNPOP
22_0603*9
220uF *3

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DESIGN AND ELECTRONICS. IT IS NOT TO BE REPRODUCED, COPIED, EITHER IN WHOLE OR IN PART, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Train
Size	Document Number	Rev		0.1
C	C5V01 M/B LA-E892P			
Date:	Thursday, April 06, 2017	Sheet	50	of 57

EN pin don't floating
If have pull down resistor at HW side, pls delete PR2



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

Table 6. EDP-Continuous³

Products	VRAM Type	GPU Core (A)	GPU FBIO		FB Total ^{1,5}		1.05V Total ²		3.3V Total
			1.5V ⁴ (A)	1.35V ⁴ (A)	1.5V ⁴ (A)	1.35V ⁴ (A)	1.05V ⁴ (A)	3.3V ⁴ (A)	
N16S-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06	
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06	
N16S-GTR	GDDR5 @ 2.0 GHz	26.5	—	2.0	—	4.2	0.80	0.06	
	GDDR5 @ 2.5 GHz	26.5	—	2.0	—	4.7	0.80	0.06	
N16S-GXR	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06	
	GDDR5	35.4	—	2.4	—	4.9	2.6	0.40	

Table 7. EDP-Peak³


Products	VRAM Type	GPU Core (A)	GPU FBIO		FB Total ^{1,5}		1.05V Total ²	
			1.5V ⁴ (A)	1.35V ⁴ (A)	1.5V ⁴ (A)	1.35V ⁴ (A)	1.05V ⁴ (A)	3.3V ⁴ (A)
N16S-GMR	GDDR5	34.0	—	2.9	—	6.8	2.1	
	DDR3/L	39.5	2.6	2.3	4.1	3.9	2.1	
N16S-GTR	GDDR5 @ 2.0 GHz	53.0	—	2.9	—	6.8	2.1	
	GDDR5 @ 2.5 GHz	53.0	—	3.1	—	7.2	2.1	
N16S-GXR	DDR3/L	51.0	2.6	2.3	4.1	3.9	2.1	
	GDDR5	54.0	—	4.6	—	9.5	2.9	

Table 7. Output EDP-Continuous


Product	NVVD	GPU FBIO	FB Total ⁵	1.0V Total ¹	1.8V Total ²
N175-G1	29.7	2.0	3.4	0.1	0.3
N175-LG	15.4	1.6	2.8	0.1	0.2

Table 8. Output EDP-Peak

Product	NVVD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
N175-G1	59.2	3.2	6.6	0.2
N175-LG	49.6	3.2	6.6	0.2



Module model information
SY8032_V2.mdd



Function Field :
PWR.plane.Regulator_1.05VDGPU - 43.7
Rest of support elements - 43.8


Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

$V_{out} = 0.6V * (1 + R_{up}/R_{down})$
 $\Rightarrow 0.6V * (1 + (7.68/10)) = 1.061 \quad (1.01\%)$
 $\Rightarrow 0.6V * (1 + (7.87/10)) = 1.072 \quad (2.1\%)$
 $V_{out} = 0.6V * (1 + (6.81/10)) = 1.0086V$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Train Document Number C5V01 M/B LA-E892P Date: Thursday, April 06, 2017 Sheet 52 of 57
Size	C	Rev	0.1	

R1, R2, R3, R4, R5, C are based on VGA type to set.

- R1: N16S_VGA@ PR1209 20K_0402_1%
- R2: N16S_VGA@ PR1208 20K_0402_1%
- R3: N16S_VGA@ PR1211 2K_0402_1%
- R4: N16S_VGA@ PR1210 18K_0402_1%
- R5: N16S_VGA@ PR1224 0.0402_5%
- C: N16S_VGA@ PC1210 2700P_0402_50V7K



PWM-VID Specification		
	Config B	
Vmin	V	0.6
Vmax	V	1.2
Vboot	V	0.9
Voltage Step Vstep	mV	6.25
Number of Voltage Levels N	level	96
PWM Frequency F _{PWM}	MHz	1.125
PWM Minimum Pulse Width T _{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	KΩ	20
R2 (1%)	KΩ	20
R3 (1%)	KΩ	2
R4 (1%)	KΩ	18
R5 (1%)	KΩ	0
C	nF	2.7

N17x DG-07875-001_v08.pdf

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Vmin	V	0.3
Vmax	V	1.3
Vboot	V	0.8
Voltage Step Vstep	mV	6.25

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F _{PWM}	kHz	675
PWM Minimum Pulse Width T _{DMIN}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	KΩ	6.19
R2 (1%)	KΩ	20.5
R3 (1%)	KΩ	4.32
R4 (1%)	KΩ	16.5
R5 (1%)	KΩ	0.309
C	nF	4.7

Table 6. EDP-Continuous³

Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	19.0
	DDR3/L	21.0
N16S-GTR	GDDR5 @ 2.0 GHz	26.5
	GDDR5 @ 2.5 GHz	26.5
	DDR3/L	26.0
N16S-GXR	GDDR5	35.4

Table 7. EDP-Peak³

Products	VRAM Type	GPU Core
N16S-GMR	GDDR5	34.0
	DDR3/L	39.5
N16S-GTR	GDDR5 @ 2.0 GHz	53.0
	GDDR5 @ 2.5 GHz	53.0
	DDR3/L	51.0
N16S-GXR	GDDR5	54.0

Table 7. Output EDP-Continuous


	NVVDD	GPU FBIO	FB Total ³	1.0V Total ¹	1.8V Total ²
Product	(A)	(A)	(A)	(A)	(A)
N17S-G1	29.7	2.0	3.4	0.1	0.3
N17S-LG	15.4	1.6	2.8	0.1	0.2

Table 8. Output EDP-Peak


	NVVDD	GPU FBIO	FB TOTAL ⁴	1.0V Total ¹
Product	(A)	(A)	(A)	(A)
N17S-G1	59.2	3.2	6.6	0.2
N17S-LG	49.6	3.2	6.6	0.2

GB4-128 package


+VGA_CORE Under GPU Core




+VGA_CORE



+VGA_CORE



+VGA_CORE Near GPU Core



Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
01	prevent part damage				PC410 and PC411 change to O603 size	1/23	DVT
02	reduce part count				PR515, PR804, PR806, PR812, PR813, PR865, PR847, PR860, PR876, PR863, PR852, PR864, PR875, PR901, PR912, PR904, PR913, PR914 change to R-short	1/23	DVT
03	voltage level too high	3.37V change to 3.33V			PR402 change to 13.3K from 13.7K	1/23	DVT
04	SPOK voltage level				PR407 change to 20K from 100K	1/23	DVT
05	SMT	close SMT stencil problem			PJ9001, PJ9002, PJ9003 change to 0.2m ohm	1/23	DVT
06	DC S5 power consumption	meet DC S5 2.5mA spec			PR209 change to 750K from 10K PR211 change to 150K from 2K	1/23	DVT
07	prevent shortage				PL907 change to common part SH00001ED00 PQ502 change to AON7506	1/23	DVT
08	For N17s colay N16S				add PR1015 Oohm and PC1018 for transient PR1009 change to Oohm from R-Short PR1013 change to Oohm from 100 ohm	1/23	DVT
09	For power sequence				PC1218 change to unpop for rise time PR1231 change to 1K from 20K for sequence PR1003 change to 100K from 1M PR1002 change to Oohm from 40.2K	1/23	DVT
10	For EMI request				PJ301 change to PL301	1/23	DVT
11	CPU transient	meet CPU spec			PR805 change to 1.69K from 1.78K PR814 change to 806ohm from 1K PR874 change to 97.6k from 93.1K PC821 change to 0.22u from 0.1uF PC820 change to 8200P from 0.01uF PR836 change to 63.4K from 69.8K PR846 and PR867 change to 3.09K from 3.32K PC9002, PC9003, PC9099, PC9098, PC9014, PC9091, PC9048 change to dummy	2/8	
12		1. prevent N17S design change 2. 5V voltage change to 5.2V 3. HW request 4. add filter 5. for mode change			1. PR701, PR1204, PR718, PR1201, PR1217 change to Oohm from R-short 2. PR401 change to 31.6K from 30.9K 3. add PR1232 for VGA_CORE_PG and PU to +3VS_1.8VSDGPU_AON. 4. PR1223 change to un-pop PC836 and PC837 change to pop PR875 and PR876 change to 10ohm PR908 change to 0 ohm 5. PU901 and PU902 change to NCP81151MNTBG_DFN8_2X2 PU903 change to NCP81253MNTBG_DFN8_2X2	2/9	
13		power squence			PC1209 change to unpop PR1231 change to R-short	2/10	
14		5V OCP level change			PR406 change 105K from 107K	2/19	
15		VGA Voltage overshoot reduce part count VRAM fix 1.35V			add PC1232 0.033uF PR718, PR1015, PR1013, PR1101, PR1204, PR1201, PR1217, PR1002 change to R-short PR1010, PQ1001, PR1009, PR1011 remove from BOM	3/15	
16		component rating Add RC delay			PC1215 and PC1219 size change to O603 from O402 PR320 change to 499 ohm PC323 change to pop 2.2uF	3/24	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/10/02	Deciphered Date	2016/11/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR Size Custom Document Number B5W1S M/B LA-D671P Date: Thursday, April 06, 2017
				Rev 0.2
				Sheet 55 of 57

HW Schematic chang list (P.I.R)

Item	Page	Date	Rev.	Reason for change	Modify Item
1	35	1/23	1.0	Type-C change connector	JUSB4 Symbol change to LOTES_AUSB0249-P001A_24P-T
2	38	1/23	1.0	Modify BOM structure	LK2, DK2 Change to FPENC@
3	39	1/23	1.0	ME Drawing update	H30,H29 Change to H_3P2
4	30	1/23	1.0	Update for SD Card write protect issue	Add QL1 & RL20, RL21, RL22 for SD_WP inverter circuit
5	31,33,35	1/23	1.0	Change 0 ohm to R-Short	RM9,RO3,RS10,RM23,RS37,RS38 Change to R-short
6	19 11 11 15	1/23	1.0	For acer lesson learnt V1.7	RD202 Change to 0 ohm (DDR_DRAMRST#) Reserve CC131 on EC_VCCST_PG Add RC20 10_0402_5% ohm (PCH_PWROK) POP CC123 AND Change to 10U_0603
7	36	1/23	1.0	Cap. package Change	CS24 Change to 0402 package
8	33	1/23	1.0	Remove un-use connector	Del JHDD1
9	31	1/23	1.0	Follow ESD request	POP CM15 with 1000pf
10	22	1/23	1.0	Update VGA Power Sequence(+1.05VS_1.0VSDGPU)	Unpop RV103, CV231 Add RV188 from VGA_CORE_PG
11	32	1/23	1.0	EMI Requirement change to 220ohm bead	Change RA34 to SM01000NY00(BLM15PX221SN1D) with EMI@
12	22 22 22 26	2/7	1.0	Add N17S Component for BOM Select	Add UGPU1 SA0000ANV00 with N17SG1@ Change BOM structure from GTR@ to N16SGTR@ Del UGPU1 for GMR1@ Add X7607@,X7608@,X7609@
13	12,35	2/7	1.0	Change 0 ohm to R-Short	RC195, RC204, RS1,RS2,RS3,RS4,RS5,RS6,RS7,RS8 change to R-Short
14	33	2/7	1.0	Adjust SATA TX redirver EQ for Parada IC	RO17, RO18 and RO19 change to X76PAR@
15	33	2/7	1.0	Update SATA redriver circuit for TI IC	Reserved RO26, RO27 with BOM strurture @ Add RO17, RO18 (4.7K), RO19, RO21 (0 ohm) with X76TI@
16	29,22	2/7	1.0	BOM Change	Pop CC58 with 10uF, unpop CC59
17	40	2/7	1.0	Update VGA Power Sequence	CV238, CV239 change to 680PF
18	8	2/7	1.0	Add CPU PN for DVT	Add UC1 PN for Intel i3,i5,i7 CPU
19	13,35	2/7	1.0	Remove un-use USB port(Port9)	Del LS24
20	35	2/7	1.0	Bom Change , pull up resistor change to 100K ohm	RS20, RS40,RS41 value change to 100k ohm
21	36	2/7	1.0	Cancel solder mask on co-lay pin	LS1,LS3,LS4,LS6 cover solder mask (footprint update)
22	36	2/8	1.0	For acer lesson learnt V1.7	CC65.1 change to PCH_PWROK_R
23	18	2/8	1.0	Adjust Crystal Cap value	CC128,CC129 change to 27pF
24	8	2/8	1.0	Update PCB PN	Add DAZ20X00201 and DA8001AU010 for PCB
25	32	2/8	1.0	Update BOM Structure	Change RA35 BOM Structure to EMI@
26	22	2/10	1.0	For N17S GC6 Discharge Sequence	Add DV10 Add RV189, CV263, DV11
27	9	2/10	1.0	Remove BIOM ROM socket (Debug only)	Del JC1
28	7,11,36	2/13	1.0	For acer lesson learnt V1.7	Add CC132 Change to 1000pF --> CC50, CC53,CC131,CS24,CC65
29	36	2/13	1.0	Change Cap material for Z-High issue	Change CS25 to SGA00009M00
30	21,30	2/15	1.0	Change R for 25M/27M Crystal	Change R4961 and RL14 to 1K
31	21	2/16	1.0	Change 27MHz Material	X2000 change from SJ10000UI00 to SJ10000TQ00
32	18	2/16	1.0	Connect UC1.F65/G65 to GND, Change AY3, AY71 NC	Add RC237, Change RC182,RC183 to 0 ohm(@)

HW Schematic chang list (P.I.R)

Item	Page	Date	Rev.	Reason for change	Modify Item
33	40	2/24	1.0	BOM Error	Add R574 with 10 ohm for N17S@, 47 ohm for N16X@
34	12	2/24	1.0	BOM Structure Update	RC215 with U22@, RC214 with U42@
35	22	3/9	1.A	Update for N17S power down sequence	Change RV189 from 15K to 2.2K for N17S
36	35	3/9	1.A	Update Type-c footprint	JUSB4 change symbol to LOTES_AUSB0181-P001A
37	8	3/13	1.A	RCOMP[0] 121 ohm for Mixed MD and SO-DIMM	RC38 121 ohm and cancel DDP@ and SDP@
38	33	3/13	1.A	Cancel SATA X76 level	Change RO22 to @ Del X76TI@ component (UO2, RO17, RO18 , RO19, RO21) Cancel X76PAR@ (RO17, RO18, RO19, RO21,UO2)
39	22	3/13	1.A	Change N17S IC to R3 PN	UGPU1 PN change to SA0000ANV10
40	8	3/13	1.A	Update PCB (DAZ, DA) Part number Add U42 CPU PN	Update DAZ to DAZ20X00203, DAZ24C00100, DA to DA8001AU01A Add UC1 for QN5C@/QN5D@
41	15	3/20	1.A	For acer lesson learnt V1.7	Reserved CC133 0.1U_0201
42	11 18 21 21	3/20	1.A	Crystal dampng resistor adjust	RC235,RC236 change to 33 ohm 1% RC233,RC234 change to 33 ohm 1% R4961 Change to N16X@ Add R4961 Opt ion Component for N17S@
43	29	3/31	1.A	Update Material	Change DY1 to SC300002900
44	30 21 21	4/18	1.A	Crystal dampng resistor adjust	Change RL14 to 330 ohm Change R4961 to 0 ohm for N17S Change R4961 to 680 ohm for N16S
45	12	4/18	1.A	Add BOM Structure for C5V01/D5PR1/D7W01	Change RC207 with EA17@ and RC210 with EA15@
46	37	4/18	1.A	Board ID update for D7W01	Add opt ion RB4 for D7W01

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/11/04	Deciphered Date	2018/11/04	Title	HW-P.I.R pagel
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	C5V01 M/B LA-E892P
Date:	Thursday, April 20, 2017	Sheet	57	of	57
				Rev	1.A